{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:23:37Z","timestamp":1773840217384,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,26]],"date-time":"2021-11-26T00:00:00Z","timestamp":1637884800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,26]],"date-time":"2021-11-26T00:00:00Z","timestamp":1637884800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,26]],"date-time":"2021-11-26T00:00:00Z","timestamp":1637884800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,26]]},"DOI":"10.1109\/iske54062.2021.9755368","type":"proceedings-article","created":{"date-parts":[[2022,4,18]],"date-time":"2022-04-18T16:30:58Z","timestamp":1650299458000},"page":"452-457","source":"Crossref","is-referenced-by-count":2,"title":["NUMA-Aware Contention Scheduling on Multicore Systems"],"prefix":"10.1109","author":[{"given":"Dongsheng","family":"He","sequence":"first","affiliation":[{"name":"Xian University of Posts and Telecommunications,dept. School of Computer Science and Technology,Xi’an,China"}]},{"given":"Lijun","family":"Chen","sequence":"additional","affiliation":[{"name":"Xian University of Posts and Telecommunications,dept. School of Computer Science and Technology,Xi’an,China"}]},{"given":"Jinrong","family":"Liang","sequence":"additional","affiliation":[{"name":"Xian University of Posts and Telecommunications,dept. School of Computer Science and Technology,Xi’an,China"}]},{"given":"Chunmei","family":"Kang","sequence":"additional","affiliation":[{"name":"Xi’an International Studies University,dept. School of Advanced Translation,Xi’an,China"}]},{"given":"Jiaqing","family":"Bai","sequence":"additional","affiliation":[{"name":"Xian University of Posts and Telecommunications,dept. School of Computer Science and Technology,Xi’an,China"}]}],"member":"263","reference":[{"key":"ref10","year":"0","journal-title":"Performance Analysis Guide for Intel® Core™ i7 Processor and Intel® Xeon™ 5500 processors"},{"key":"ref11","year":"0","journal-title":"Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3B System Programming Guide Part 2"},{"key":"ref12","article-title":"So many performance events, so little time","author":"lin","year":"2016","journal-title":"Proceedings of the 7th ACM SIGOPS Asia-Pacific Workshop on Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1880018.1880019"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.48"},{"key":"ref15","article-title":"Efficient operating system scheduling for performance-asymmetric multi-core architectures","author":"tong","year":"2007","journal-title":"Proc of the 2007 ACM\/IEEE Conference on Supercomputing"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2019.00082"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.26599\/TST.2019.9010036"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00100"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2017.8167772"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2017.97"},{"key":"ref6","article-title":"On the importance of parallel application placement in NUMA multiprocessors","author":"brecht","year":"1993","journal-title":"Symposium on Experiences with Distributed and Multiprocessor Systems IV"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"557","DOI":"10.1145\/1854273.1854350","article-title":"A case for NUMA-aware contention management on multicore systems","author":"blagodurov","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1272998.1273004"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.27"},{"key":"ref2","first-page":"277","article-title":"Thread and memory placement on NUMA systems: asymmetry matters","author":"lepers","year":"2015","journal-title":"Proceedings of the 2015 USENIX Conference on Usenix Annual Technical Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755930"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2379776.2379780"}],"event":{"name":"2021 16th International Conference on Intelligent Systems and Knowledge Engineering (ISKE)","location":"Chengdu, China","start":{"date-parts":[[2021,11,26]]},"end":{"date-parts":[[2021,11,28]]}},"container-title":["2021 16th International Conference on Intelligent Systems and Knowledge Engineering (ISKE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9755300\/9755317\/09755368.pdf?arnumber=9755368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,8]],"date-time":"2022-07-08T22:22:03Z","timestamp":1657318923000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9755368\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,26]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iske54062.2021.9755368","relation":{},"subject":[],"published":{"date-parts":[[2021,11,26]]}}}