{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T11:40:07Z","timestamp":1770982807453,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/islped.2013.6629264","type":"proceedings-article","created":{"date-parts":[[2013,12,17]],"date-time":"2013-12-17T15:47:27Z","timestamp":1387295247000},"page":"39-44","source":"Crossref","is-referenced-by-count":30,"title":["Power mapping and modeling of multi-core processors"],"prefix":"10.1109","author":[{"given":"Kapil","family":"Dev","sequence":"first","affiliation":[]},{"given":"Abdullah Nazma","family":"Nowroz","sequence":"additional","affiliation":[]},{"given":"Sherief","family":"Reda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647690"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.45"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250700"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798264"},{"key":"3","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"2","first-page":"46","article-title":"Real time power estimation and thread scheduling via performance counters","author":"bhadauria","year":"2008","journal-title":"Proc Workshop on Design Architecture and Simulation of Chip Multi-Processors"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1810085.1810108"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736043"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854281"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919633"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885064"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840914"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1851476.1851517"},{"key":"8","first-page":"133","article-title":"Ultrafast temperature profile calculation in ic chips","author":"kemper","year":"2006","journal-title":"THERMINIC"}],"event":{"name":"2013 IEEE International Symposium on Low Power Electronics and Design (ISLPED)","location":"Beijing, China","start":{"date-parts":[[2013,9,4]]},"end":{"date-parts":[[2013,9,6]]}},"container-title":["International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6613639\/6629247\/06629264.pdf?arnumber=6629264","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T23:26:56Z","timestamp":1490225216000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6629264\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/islped.2013.6629264","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}