{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:57:13Z","timestamp":1730275033813,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/islped.2013.6629292","type":"proceedings-article","created":{"date-parts":[[2013,12,17]],"date-time":"2013-12-17T15:47:27Z","timestamp":1387295247000},"page":"187-192","source":"Crossref","is-referenced-by-count":2,"title":["REEL: Reducing effective execution latency of floating point operations"],"prefix":"10.1109","author":[{"given":"Vignyan","family":"Reddy","sequence":"first","affiliation":[]},{"given":"Syed Zohaib","family":"Gilani","sequence":"additional","affiliation":[]},{"given":"Erika","family":"Gunadi","sequence":"additional","affiliation":[]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Michael J","family":"Schulte","sequence":"additional","affiliation":[]},{"given":"Mikko H","family":"Lipasti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68208"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.23"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001944"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2011.6043260"},{"key":"1","first-page":"21","article-title":"The intel pentium m processor: Microarchitecture and performance","volume":"7","author":"gochman","year":"2003","journal-title":"Intel Technology Journal"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.62143"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953283"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2005.22"},{"key":"8","article-title":"A novel architecture for floating-point multiplyadd-fused operation","author":"sun","year":"0","journal-title":"Proceedings of the 2003 Joint Conference of the Fourth International Conference on Information Communications and Signal Processing and Fourth Pacific Rim Conference on Multimedia"}],"event":{"name":"2013 IEEE International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2013,9,4]]},"location":"Beijing, China","end":{"date-parts":[[2013,9,6]]}},"container-title":["International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6613639\/6629247\/06629292.pdf?arnumber=6629292","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T23:45:43Z","timestamp":1490226343000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6629292\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/islped.2013.6629292","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}