{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:57:14Z","timestamp":1730275034193,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/islped.2013.6629296","type":"proceedings-article","created":{"date-parts":[[2013,12,17]],"date-time":"2013-12-17T20:47:27Z","timestamp":1387313247000},"page":"211-216","source":"Crossref","is-referenced-by-count":5,"title":["An energy-efficient branch prediction technique via global-history noise reduction"],"prefix":"10.1109","author":[{"given":"Zichao","family":"Xie","sequence":"first","affiliation":[]},{"given":"Dong","family":"Tong","sequence":"additional","affiliation":[]},{"given":"Xu","family":"Cheng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2013","key":"17"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123475"},{"journal-title":"CACTI 5 1","year":"2008","author":"thoziyoor","key":"16"},{"key":"13","article-title":"A 64 Kbytes ISL-TAGE branch predictor","author":"seznec","year":"2011","journal-title":"JILP"},{"key":"14","first-page":"1","article-title":"A case for (partially) tagged geometric history length branch prediction","volume":"8","author":"seznec","year":"2006","journal-title":"JILP"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176513"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542315"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1167473.1167488"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013250"},{"key":"10","article-title":"A ppm-like, tag-based branch predictor","author":"michaud","year":"2005","journal-title":"JILP"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"6","article-title":"The microarchitecture of Intel, AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers","author":"fog","year":"2012","journal-title":"Copenhagen University College of Engineering"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694762"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"year":"2012","author":"lanier","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253199"}],"event":{"name":"2013 IEEE International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2013,9,4]]},"location":"Beijing, China","end":{"date-parts":[[2013,9,6]]}},"container-title":["International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6613639\/6629247\/06629296.pdf?arnumber=6629296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T03:22:54Z","timestamp":1490239374000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6629296\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/islped.2013.6629296","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}