{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:17:28Z","timestamp":1758892648217,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/islped.2013.6629299","type":"proceedings-article","created":{"date-parts":[[2013,12,17]],"date-time":"2013-12-17T15:47:27Z","timestamp":1387295247000},"page":"229-234","source":"Crossref","is-referenced-by-count":25,"title":["Variable-energy write STT-RAM architecture with bit-wise write-completion monitoring"],"prefix":"10.1109","author":[{"given":"Tianhao","family":"Zheng","sequence":"first","affiliation":[]},{"given":"Jaeyoung","family":"Park","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Orshansky","sequence":"additional","affiliation":[]},{"given":"Mattan","family":"Erez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"15","article-title":"Extended scalability of perpendicular stt-mram towards sub-20nm mtj node","author":"kim","year":"2011","journal-title":"IEDM"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1229175.1229176"},{"key":"13","doi-asserted-by":"crossref","first-page":"1804","DOI":"10.1109\/JSSC.2005.852159","article-title":"Process variation in embedded memories: Failure analysis and variation aware architecture","volume":"40","author":"agarwal","year":"2005","journal-title":"Solid-State Circuits IEEE Journal of"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2178416"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687517"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2012.6282078"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"2","article-title":"Relaxing non-volatility for fast and energy-efficient stt-ram caches","author":"smullen","year":"2011","journal-title":"HPCA"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703349"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1063\/1.2837800"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.51.02BM02"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429401"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165209"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424242"}],"event":{"name":"2013 IEEE International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2013,9,4]]},"location":"Beijing, China","end":{"date-parts":[[2013,9,6]]}},"container-title":["International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6613639\/6629247\/06629299.pdf?arnumber=6629299","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T00:25:24Z","timestamp":1498091124000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6629299\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/islped.2013.6629299","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}