{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:48:05Z","timestamp":1725706085595},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/islped.2013.6629304","type":"proceedings-article","created":{"date-parts":[[2013,12,17]],"date-time":"2013-12-17T20:47:27Z","timestamp":1387313247000},"page":"249-254","source":"Crossref","is-referenced-by-count":0,"title":["Heterogeneous integration of nano enabling devices for 3D ICs"],"prefix":"10.1109","author":[{"given":"Li","family":"Wang","sequence":"first","affiliation":[]},{"given":"Rui","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Chen","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Zongyu","family":"Dong","sequence":"additional","affiliation":[]},{"given":"Xin","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Zitao","family":"Shi","sequence":"additional","affiliation":[]},{"given":"Jian","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Lin","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Hui","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Fei","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Qiang","family":"Fang","sequence":"additional","affiliation":[]},{"given":"Chen","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Jing","family":"Zhan","sequence":"additional","affiliation":[]},{"given":"Tianling","family":"Ren","sequence":"additional","affiliation":[]},{"given":"Xinxin","family":"Li","sequence":"additional","affiliation":[]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Albert","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.803767"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346889"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.892362"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2007.893794"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609516"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2030590"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2089779"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.900299"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2033328"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2011.2176474"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2245418"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.sna.2013.02.030"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2118290"},{"key":"ref14","first-page":"1","article-title":"Maximizing ESD design window by optimizing gate bias for cascaded drivers in 45nm and beyond SOI technologies","volume-title":"Proc. EOS\/ESD Symp.","author":"Mitra"},{"key":"ref15","first-page":"28","article-title":"Whole-chip ESD protection design verification by CAD\u201d, \u201cWhole-chip ESD protection design verification by CAD","volume-title":"Proc. EOS\/ESD Symp.","author":"Lin"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.850652"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2010.2057234"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2012.6242299"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2255192"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2204767"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2009.5166257"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2099100"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2222337"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811978"}],"event":{"name":"2013 IEEE International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2013,9,4]]},"location":"Beijing, China","end":{"date-parts":[[2013,9,6]]}},"container-title":["International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6613639\/6629247\/06629304.pdf?arnumber=6629304","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,23]],"date-time":"2024-01-23T22:59:36Z","timestamp":1706050776000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6629304\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/islped.2013.6629304","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}