{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:51:19Z","timestamp":1759146679285},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/islped.2013.6629305","type":"proceedings-article","created":{"date-parts":[[2013,12,17]],"date-time":"2013-12-17T15:47:27Z","timestamp":1387295247000},"page":"255-260","source":"Crossref","is-referenced-by-count":13,"title":["Impact of back gate biasing schemes on energy and robustness of ULV logic in 28nm UTBB FDSOI technology"],"prefix":"10.1109","author":[{"given":"Guerric","family":"de Streel","sequence":"first","affiliation":[]},{"given":"David","family":"Bol","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","first-page":"153","article-title":"28nm CMOS, energy efficient and variability tolerant, 350mV-to-1.0V, 10MHz\/700MHz, 252bits frame error-decoder","author":"abouzeid","year":"2012","journal-title":"Proceedings of the ESSCIRC"},{"key":"18","first-page":"2","article-title":"Sub-45nm fullydepleted SOI CMOS subthreshold logic for ultra-low-power applications","author":"bol","year":"2008","journal-title":"Proc IEEE International SOI Conference"},{"key":"15","article-title":"Product vision on planar fully depleted technology fd28nm for mobile applications","author":"flatresse","year":"2012","journal-title":"IEEE Int SOI Conf"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796663"},{"key":"13","doi-asserted-by":"crossref","DOI":"10.1145\/1870109.1870111","article-title":"Nanometer mosfet effects on the minimum-energy point of sub-45nm subthreshold logicmitigation at technology and circuit levels","author":"bol","year":"2010","journal-title":"ACM Transactions on Design Automation of Electronic Systems (TODAES)"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2012.6343379"},{"key":"11","first-page":"1703","article-title":"32nm and beyond multi-VT Ultra-bhin body and BOX FDSOI: From device to circuit","author":"thomas","year":"2010","journal-title":"Proc of IEEE Int Symp on Circuits and Systems (ISCAS)"},{"key":"12","first-page":"176","article-title":"Statistical noise margin estimation for sub-threshold combinational circuits","author":"pu","year":"2008","journal-title":"Proc Asia South Pacific Design Automation Conf (ASPDAC)"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea1010001"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358745"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016866"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810043"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2010767"},{"key":"6","doi-asserted-by":"crossref","first-page":"355","DOI":"10.1145\/1283780.1283857","article-title":"Vt balancing and device sizing toward high yield of sub-threshold static logic gates","author":"pu","year":"2007","journal-title":"Proc IEEE Int Symp Low Power Electronics and Design (ISLPED)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594240"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271799"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175793"}],"event":{"name":"2013 IEEE International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2013,9,4]]},"location":"Beijing, China","end":{"date-parts":[[2013,9,6]]}},"container-title":["International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6613639\/6629247\/06629305.pdf?arnumber=6629305","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,8]],"date-time":"2023-07-08T23:30:13Z","timestamp":1688859013000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6629305\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/islped.2013.6629305","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}