{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:05:53Z","timestamp":1761581153558,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/islped.2013.6629317","type":"proceedings-article","created":{"date-parts":[[2013,12,17]],"date-time":"2013-12-17T15:47:27Z","timestamp":1387295247000},"page":"323-328","source":"Crossref","is-referenced-by-count":4,"title":["Robustness-driven energy-efficient ultra-low voltage standard cell design with intra-cell mixed-V<inf>t<\/inf> methodology"],"prefix":"10.1109","author":[{"given":"Wenfeng","family":"Zhao","sequence":"first","affiliation":[]},{"given":"Yajun","family":"Ha","sequence":"additional","affiliation":[]},{"given":"Chin Hau","family":"Hoo","sequence":"additional","affiliation":[]},{"given":"Anastacia B.","family":"Alvarez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","article-title":"First results of itc'99 benchmark circuits","volume":"17","author":"batos","year":"2000","journal-title":"IEEE Design &Test of Computers"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810270"},{"key":"14","first-page":"797","article-title":"Minimizing leakage power in sequential circuits by using mixed vt flip-flops","author":"kim","year":"2007","journal-title":"International Conference on Computer-Aided Design (ICCAD)"},{"key":"11","doi-asserted-by":"crossref","first-page":"355","DOI":"10.1145\/1283780.1283857","article-title":"VT balancing and device sizing towards high yield of sub-threshold static logic gates","author":"pu","year":"2007","journal-title":"International Symposium on Low-power Electronics and Design (ISLPED)"},{"key":"12","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1145\/2333660.2333702","article-title":"A fine-grained many vt design methodology for ultra low voltage operations","author":"seok","year":"2012","journal-title":"International Symposium on Low-power Electronics and Design (ISLPED)"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176932"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586001"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271799"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165603"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147022"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.917571"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228533"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024827"}],"event":{"name":"2013 IEEE International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2013,9,4]]},"location":"Beijing, China","end":{"date-parts":[[2013,9,6]]}},"container-title":["International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6613639\/6629247\/06629317.pdf?arnumber=6629317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,8]],"date-time":"2023-07-08T23:30:09Z","timestamp":1688859009000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6629317\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/islped.2013.6629317","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}