{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:16:54Z","timestamp":1725722214652},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/islped.2015.7273490","type":"proceedings-article","created":{"date-parts":[[2015,9,24]],"date-time":"2015-09-24T21:53:05Z","timestamp":1443131585000},"page":"55-60","source":"Crossref","is-referenced-by-count":3,"title":["Bank stealing for conflict mitigation in GPGPU Register File"],"prefix":"10.1109","author":[{"family":"Naifeng Jing","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shuang Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shunning Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Li Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chao Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiaoyao Liang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Compiler assisted dynamic register file in gpgpu","author":"naifeng","year":"2013","journal-title":"Proceedings of the international symposium on Low power electronics and design"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/782837.782839"},{"key":"ref12","first-page":"235","article-title":"Energy-efficient mechanisms for managing thread context in throughput processors","author":"mark","year":"2011","journal-title":"Proceedings of the 38th International Symposium on Computer Architecture"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/859618.859627"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/2155620.2155656"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/MICRO.2012.16"},{"key":"ref16","first-page":"163","article-title":"Analyzing CUDA workloads using a detailed GPU simulator","author":"ali","year":"2009","journal-title":"International Symposium on Performance Analysis of Systems and Software"},{"year":"0","journal-title":"Nvidia","key":"ref17"},{"key":"ref18","article-title":"and etc. Rodinia: A benchmark suite for heterogeneous computing","author":"shuai","year":"2009","journal-title":"Proceedings of the International Symposium on Workload Characterization"},{"key":"ref19","article-title":"Christopher Rodrigues, and etc. Parboil: A revised benchmark suite for scientific and commercial throughput computing","author":"john","year":"2012","journal-title":"Center for Reliable and High-Performance Computing"},{"key":"ref4","first-page":"96","article-title":"Unifying primary cache, scratch, and register file memories in a throughput processor","author":"mark","year":"2012","journal-title":"Proceedings of the 45th International Symposium on Microar-chitecture"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/2000064.2000094"},{"year":"0","journal-title":"NVIDIA Whitepaper NVIDIA's Next Generation CUDA Compute Architecture Fermi","key":"ref6"},{"year":"0","journal-title":"NVIDIA Whitepaper Parallel thread execution isa version 3 0","key":"ref5"},{"key":"ref8","article-title":"Power-performance co-optimization of throughput core architecture using resistive memory","author":"bingyi","year":"2013","journal-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/HPCA.2013.6522337"},{"year":"2007","author":"liang","journal-title":"Architectural power models for SRAM and CAM structures based on hybrid analytical\/ empirical techniques In Proceedings of the International Conference on Computer-Aided Design","key":"ref2"},{"year":"0","journal-title":"NVIDIA Whitepaper NVIDIA's Next Generation CUDA Compute Architecture Kepler GK110","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/2485922.2485952"},{"year":"2012","journal-title":"Register-file user guide","article-title":"Semiconductor Manufacturing International Corporation","key":"ref20"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1145\/2485922.2485964"}],"event":{"name":"2015 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2015,7,22]]},"location":"Rome, Italy","end":{"date-parts":[[2015,7,24]]}},"container-title":["2015 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7257319\/7273468\/07273490.pdf?arnumber=7273490","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T21:42:39Z","timestamp":1490391759000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7273490\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/islped.2015.7273490","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}