{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:32:07Z","timestamp":1725514327148},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/islped.2015.7273497","type":"proceedings-article","created":{"date-parts":[[2015,9,24]],"date-time":"2015-09-24T17:53:05Z","timestamp":1443117185000},"page":"98-103","source":"Crossref","is-referenced-by-count":0,"title":["High-efficiency crossbar switches using capacitively coupled signaling"],"prefix":"10.1109","author":[{"given":"Cagla","family":"Cakir","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ron","family":"Ho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jon","family":"Lexau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Mai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910807"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001949"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2211904"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2176730"},{"key":"ref8","first-page":"79","article-title":"A 2tb\/s 6×4 mesh network with dvfs and 2.3tb\/s\/w router in 45nm cmos. In VLSI Circuits (VLSIC)","author":"salihundam","year":"2010","journal-title":"2010 IEEE Symposium on"},{"key":"ref7","article-title":"Method and apparatus for routing differential signals across a semiconductor chip","author":"proebsting","year":"2006","journal-title":"Patent"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref9","first-page":"478","article-title":"A 4.5tb\/s 3.4tb\/s\/w 64×64 switch fabric with self-updating least-recently-granted priority and quality-of-service arbitration in 45nm cmos. In Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","author":"satpathy","year":"2012","journal-title":"2012 IEEE International"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1145\/1183401.1183430","article-title":"Design tradeoffs for tiled cmp on-chip networks","author":"balfour","year":"2006","journal-title":"Proceedings of the 20th annual international conference on Supercomputing"}],"event":{"name":"2015 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2015,7,22]]},"location":"Rome, Italy","end":{"date-parts":[[2015,7,24]]}},"container-title":["2015 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7257319\/7273468\/07273497.pdf?arnumber=7273497","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T16:09:15Z","timestamp":1498234155000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7273497\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/islped.2015.7273497","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}