{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:16:20Z","timestamp":1725714980592},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/islped.2017.8009158","type":"proceedings-article","created":{"date-parts":[[2017,8,14]],"date-time":"2017-08-14T16:31:31Z","timestamp":1502728291000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Temporal codes in on-chip interconnects"],"prefix":"10.1109","author":[{"given":"Michael","family":"Mishkin","sequence":"first","affiliation":[]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Mikko","family":"Lipasti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601881"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669151"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.12"},{"key":"ref14","first-page":"22","article-title":"Cacti 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Laboratories"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2629677"},{"journal-title":"FabMem A Multiported RAM and CAM Compiler for Superscalar Design Space Exploration","year":"2010","author":"shah","key":"ref16"},{"journal-title":"Benchmarking Modern Multiprocessors","year":"2011","author":"bienia","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871610"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446064"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629279"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.29"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540729"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077692"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref9","first-page":"105","article-title":"Power-driven design of router mi-croarchitectures in on-chip networks","author":"wang","year":"2003","journal-title":"MICRO-36 Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture"}],"event":{"name":"2017 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2017,7,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2017,7,26]]}},"container-title":["2017 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8002794\/8009138\/08009158.pdf?arnumber=8009158","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,30]],"date-time":"2017-08-30T00:23:43Z","timestamp":1504052623000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8009158\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/islped.2017.8009158","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}