{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T14:52:27Z","timestamp":1725807147009},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/islped.2017.8009162","type":"proceedings-article","created":{"date-parts":[[2017,8,14]],"date-time":"2017-08-14T16:31:31Z","timestamp":1502728291000},"page":"1-6","source":"Crossref","is-referenced-by-count":11,"title":["CORAL: Coarse-grained reconfigurable architecture for Convolutional Neural Networks"],"prefix":"10.1109","author":[{"given":"Zhe","family":"Yuan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinshan","family":"Yue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinyang","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Knag et.al. A 1.40 mm 2 141mw 898gops sparse neuromorphic processor in 40nm cmos","year":"2016","journal-title":"VLSI2016"},{"journal-title":"Chen et al Diannao A small-footprint high-throughput accelerator for ubiquitous machine-learning","first-page":"269","year":"2014","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418008"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897995"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref15","first-page":"281","article-title":"Cong et.al. Minimizing computation in convolutional neural networks","year":"2014","journal-title":"ICANN2014"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2016.15"},{"key":"ref3","first-page":"161","article-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","year":"2015","journal-title":"FPGA2015"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"journal-title":"GTC2016 2016","article-title":"Donne et.al. Gpu-based maize plant analysis: accelerating cnn segmentation and voxel carving","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2015.7387453"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2014.2300753"},{"journal-title":"FPGA2016","article-title":"Going deeper with embedded FPGA platform for convolutional neural network","year":"2016","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062935"}],"event":{"name":"2017 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2017,7,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2017,7,26]]}},"container-title":["2017 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8002794\/8009138\/08009162.pdf?arnumber=8009162","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T15:54:29Z","timestamp":1513180469000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8009162\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/islped.2017.8009162","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}