{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T05:35:38Z","timestamp":1792906538277,"version":"4.5.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/islped.2017.8009170","type":"proceedings-article","created":{"date-parts":[[2017,8,14]],"date-time":"2017-08-14T16:31:31Z","timestamp":1502728291000},"page":"1-6","source":"Crossref","is-referenced-by-count":23,"title":["Full chip power benefits with negative capacitance FETs"],"prefix":"10.1109","author":[{"given":"Sandeep K.","family":"Samal","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sourabh","family":"Khandelwal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Asif I.","family":"Khan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sayeef","family":"Salahuddin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chenming","family":"Hu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2015.2418033"},{"key":"ref2","first-page":"39","article-title":"0.2 V adiabatic NC-FinFET with 0.6 mA\/\u00b5 m IONand 0.1 nA\/\u00b5 m lOFF","volume-title":"Device ResearchConf.","author":"Hu"},{"key":"ref3","first-page":"1","article-title":"Sub-60mV-Swing Negative-Capacitance FinFET without Hysteresis","volume-title":"IEEE Int. Electron Devices Meeting","author":"Lee"},{"key":"ref4","article-title":"Circuit performance analysis of negative capacitance transistors","volume-title":"VLSI Tech. Symposium","author":"Khandelwal"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898050"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1021\/nl071804g"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2015.7409759"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2010.5703374"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2558149"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223704"},{"key":"ref11","volume-title":"Nangate15nm"}],"event":{"name":"2017 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","location":"Taipei, Taiwan","start":{"date-parts":[[2017,7,24]]},"end":{"date-parts":[[2017,7,26]]}},"container-title":["2017 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8002794\/8009138\/08009170.pdf?arnumber=8009170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T04:55:20Z","timestamp":1792904120000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8009170\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/islped.2017.8009170","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}