{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T21:14:02Z","timestamp":1725398042268},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/islped.2017.8009185","type":"proceedings-article","created":{"date-parts":[[2017,8,14]],"date-time":"2017-08-14T20:31:31Z","timestamp":1502742691000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Invited paper: Ultra-low energy security circuit primitives for IoT platforms"],"prefix":"10.1109","author":[{"given":"Sanu","family":"Mathew","sequence":"first","affiliation":[]},{"given":"Sudhir","family":"Satpathy","sequence":"additional","affiliation":[]},{"given":"Vikram","family":"Suresh","sequence":"additional","affiliation":[]},{"given":"Ram","family":"Krishnamurthy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"250","article-title":"A 3.07?m2\/bitcell Physically Unclonable Function with 3.5% and 1% Bit-Instability across 0 to 80°C and 0.6 to 1.2V in a 65nm CMOS","author":"li","year":"2015","journal-title":"Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2384039"},{"key":"ref6","first-page":"239","article-title":"A 13fJ\/bit probing-resilient 250K PUF array with soft dark-bit masking for 1.94% bit-error in 22nm Tri-gate CMOS","author":"satpathy","year":"2014","journal-title":"Proc of IEEE ESSCIRC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757433"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217631"},{"key":"ref7","first-page":"116","article-title":"RNG: A 300–950mV 323Gbps\/W all-digital full-entropy TRNG in 14nm FinFET CMOS","author":"mathew","year":"2015","journal-title":"Proc of IEEE ESSCIRC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977309"},{"key":"ref9","first-page":"248","article-title":"A Robust-40 to 120°C All-Digital True Random Number Generator in 40nm CMOS","author":"yang","year":"2015","journal-title":"Symposium on VLSI Circuits Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108131"}],"event":{"name":"2017 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2017,7,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2017,7,26]]}},"container-title":["2017 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8002794\/8009138\/08009185.pdf?arnumber=8009185","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T19:49:13Z","timestamp":1513194553000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8009185\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/islped.2017.8009185","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}