{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:06:47Z","timestamp":1780445207640,"version":"3.54.1"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/islped.2017.8009189","type":"proceedings-article","created":{"date-parts":[[2017,8,14]],"date-time":"2017-08-14T20:31:31Z","timestamp":1502742691000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["Transistor-level monolithic 3D standard cell layout optimization for full-chip static power integrity"],"prefix":"10.1109","author":[{"given":"Bon Woong","family":"Ku","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Taigon","family":"Song","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Arthur","family":"Nieuwoudt","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Over-coming scaling barriers through design technology CoOptimization","author":"liebmann","year":"2016","journal-title":"International Symposium on VLSI Technology Systems and Applications"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2015.7165885"},{"key":"ref12","first-page":"21.8.1","article-title":"Novel junction design for NMOS Si Bulk-FinFETs with extension doping by PEALD phosphorus doped silicate glass","author":"sasaki","year":"2015","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2578946"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2565871"},{"key":"ref16","first-page":"94 270e-94","article-title":"Standard cell design in N7: EUV vs. immersion","author":"chava","year":"2016","journal-title":"Proc SP IE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967044"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.94"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2223593"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2015.05.005"},{"key":"ref8","year":"2013","journal-title":"International Technology Roadmap for Semiconductors 2013"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228414"},{"key":"ref2","first-page":"1","article-title":"Power benefit study for ultrahigh density transistor-level monolithic 3D ICs","author":"lee","year":"2013","journal-title":"Proc ACM Design Automation Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838379"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717782"}],"event":{"name":"2017 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","location":"Taipei, Taiwan","start":{"date-parts":[[2017,7,24]]},"end":{"date-parts":[[2017,7,26]]}},"container-title":["2017 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8002794\/8009138\/08009189.pdf?arnumber=8009189","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T04:07:27Z","timestamp":1507003647000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8009189\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/islped.2017.8009189","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}