{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:37Z","timestamp":1772725597070,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/islped.2017.8009201","type":"proceedings-article","created":{"date-parts":[[2017,8,14]],"date-time":"2017-08-14T16:31:31Z","timestamp":1502728291000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["Enabling efficient fine-grained DRAM activations with interleaved I\/O"],"prefix":"10.1109","author":[{"given":"Chao","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Xiaochen","family":"Guo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"ref12","year":"0","journal-title":"Micron Technology “Micron DDR4 power calculator"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736045"},{"key":"ref14","author":"allan","year":"0","journal-title":"DDR4 bank groups in embedded applications"},{"key":"ref15","year":"0","journal-title":"DDR4 SDRAM Standard"},{"key":"ref16","year":"0","journal-title":"4Gb D-die DDR4 SDRAM"},{"key":"ref17","author":"renau","year":"2005","journal-title":"SESC Simulator"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"ref19","year":"0","journal-title":"Calculating Memory System Power for DDR3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.43"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853217"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783730"},{"key":"ref7","article-title":"Half-dram: A high-bandwidth and low-power dram architecture from the rethinking of fine-grained activation","author":"ha","year":"2016","journal-title":"Proceedings of the 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983056"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.35"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704670"},{"key":"ref20","article-title":"Introduction to the hpc challenge benchmark suite","author":"luszczek","year":"0","journal-title":"Lawrence Berkeley National Laboratory 2005"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125925"},{"key":"ref24","year":"2006","journal-title":"SPEC CPU2006"},{"key":"ref23","year":"2001","journal-title":"SPEC OMP2001"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"}],"event":{"name":"2017 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","location":"Taipei, Taiwan","start":{"date-parts":[[2017,7,24]]},"end":{"date-parts":[[2017,7,26]]}},"container-title":["2017 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8002794\/8009138\/08009201.pdf?arnumber=8009201","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,30]],"date-time":"2017-08-30T00:23:38Z","timestamp":1504052618000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8009201\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/islped.2017.8009201","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}