{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T18:54:00Z","timestamp":1725735240372},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/islped.2019.8824802","type":"proceedings-article","created":{"date-parts":[[2019,9,5]],"date-time":"2019-09-05T23:11:46Z","timestamp":1567725106000},"page":"1-6","source":"Crossref","is-referenced-by-count":13,"title":["NCFET-Aware Voltage Scaling"],"prefix":"10.1109","author":[{"given":"Sami","family":"Salamin","sequence":"first","affiliation":[]},{"given":"Martin","family":"Rapp","sequence":"additional","affiliation":[]},{"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[]},{"given":"Girish","family":"Pahwa","sequence":"additional","affiliation":[]},{"given":"Yogesh","family":"Chauhan","sequence":"additional","affiliation":[]},{"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref11","article-title":"The Effect of Process Variation on Device Temperature in FinFET Circuits","author":"choi","year":"2007","journal-title":"International Conference on Computer-Aided Design (ICCAD)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774577"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872414"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2916494"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"year":"0","key":"ref16","article-title":"Voltus IC Power Integrity Solution"},{"year":"0","key":"ref17","article-title":"Tempus Timing Signoff Solution"},{"key":"ref18","article-title":"HotSniper: Sniper-Based Toolchain for Many-Core Thermal Simulations in Open Systems","author":"pathania","year":"2018","journal-title":"IEEE Embedded Systems Letters (ESL)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268393"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2870916"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317880"},{"key":"ref5","article-title":"Designing Energy Efficient and Hysteresis Free Negative Capacitance FinFET with Negative DIBL and 3.5 XI ON Using Compact Modeling Approach","author":"pahwa","year":"2016","journal-title":"European Solid-State Circuits Conference (ESSCIRC)"},{"year":"2019","key":"ref8","article-title":"BSIM-CMG Technical Manual"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2870519"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0854-z"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1021\/nl071804g"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2614436"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445577"},{"year":"0","key":"ref21","article-title":"Open Cell Library"}],"event":{"name":"2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2019,7,29]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2019,7,31]]}},"container-title":["2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8819888\/8824790\/08824802.pdf?arnumber=8824802","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:15:27Z","timestamp":1657854927000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8824802\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/islped.2019.8824802","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}