{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T11:37:42Z","timestamp":1780659462623,"version":"3.54.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/islped.2019.8824822","type":"proceedings-article","created":{"date-parts":[[2019,9,5]],"date-time":"2019-09-05T23:11:46Z","timestamp":1567725106000},"page":"1-6","source":"Crossref","is-referenced-by-count":23,"title":["K-Nearest Neighbor Hardware Accelerator Using In-Memory Computing SRAM"],"prefix":"10.1109","author":[{"given":"Jyotishman","family":"Saikia","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shihui","family":"Yin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhewei","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mingoo","family":"Seok","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jae-sun","family":"Seo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082270"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649109"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2515510"},{"key":"ref13","article-title":"A 21.5 M-query-vectors\/s 3.37 nJ\/vector reconfigurable k-nearest-neighbor accelerator with adaptive precision in 14nm tri-gate CMOS","author":"kaul","year":"2016","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref14","article-title":"A 125,582 vector\/s throughput and 95.1% accuracy ANN searching processor with neuro-fuzzy vision cache for real-time object recognition","author":"hong","year":"2013","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2017.12"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/srep45233"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2799872"},{"key":"ref18","article-title":"Content addressable memory based binarized neural network accelerator using time-domain signal processing","author":"choi","year":"2018","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"1615","DOI":"10.1109\/JSSC.2013.2253220","article-title":"An 86 mW 98 GOPS ANN-searching processor for full-HD 30 fps video object recognition with zeroless locality-sensitive hashing","volume":"48","author":"kim","year":"2013","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510687"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2017.8123666"},{"key":"ref6","article-title":"Parallelizing SRAM arrays with customized bit-cell for binary neural networks","author":"liu","year":"2018","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"ref8","first-page":"4107","article-title":"Binarized Neural Networks","author":"hubara","year":"2016","journal-title":"Advances in Neural Information Processing Systems (NIPS)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2771937.2771938"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2006.12.019"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"}],"event":{"name":"2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","location":"Lausanne, Switzerland","start":{"date-parts":[[2019,7,29]]},"end":{"date-parts":[[2019,7,31]]}},"container-title":["2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8819888\/8824790\/08824822.pdf?arnumber=8824822","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:07:18Z","timestamp":1657854438000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8824822\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/islped.2019.8824822","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}