{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,21]],"date-time":"2025-12-21T06:24:01Z","timestamp":1766298241347,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/islped.2019.8824826","type":"proceedings-article","created":{"date-parts":[[2019,9,5]],"date-time":"2019-09-05T23:11:46Z","timestamp":1567725106000},"page":"1-6","source":"Crossref","is-referenced-by-count":23,"title":["A Logic Compatible 4T Dual Embedded DRAM Array for In-Memory Computation of Deep Neural Networks"],"prefix":"10.1109","author":[{"given":"Taegeun","family":"Yoo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyunjoon","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qian","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bongjin","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/JSSC.2014.2353793"},{"key":"ref11","first-page":"609","article-title":"DaDianNao: A Machine-Learning Supercomputer","author":"chen","year":"2015","journal-title":"Proc Annu Int Symp Microarchitecture MICRO"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/3007787.3001138"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/JSSC.2011.2168729"},{"key":"ref14","first-page":"333","article-title":"eDRAM-based tiered-reliability memory with applications to low-power frame buffers","author":"oh","year":"2014","journal-title":"2014 IEEE\/ACM Int Symposium on Low Power Electronics Design"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TCSI.2016.2600538"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/JSSC.2018.2837124"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/JSSC.2014.2300417"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/JSSC.2015.2454241"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/ISCA.2018.00037"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/JSSC.2016.2642198"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JSSC.2017.2782087"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.2018.2880918"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TVLSI.2017.2664069"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.23919\/VLSIC.2017.8008465"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/VLSIT.2018.8510687"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JSSC.2018.2867275"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1109\/JSSC.2015.2456873","article-title":"A 14 nm 1.1 Mb embedded DRAM macro with 1 ns access","volume":"51","author":"fredeman","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/JSSC.2017.2782087"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/CICC.2018.8357071"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"983","DOI":"10.1109\/JSSC.2017.2778702","article-title":"BRein Memory?: A Single-Chip Binary \/ Ternary Reconfigurable in-Memory Deep Neural Network","volume":"53","author":"sato","year":"2018","journal-title":"IEEE J Solid-State Circuits"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/TED.2017.2697361"}],"event":{"name":"2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2019,7,29]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2019,7,31]]}},"container-title":["2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8819888\/8824790\/08824826.pdf?arnumber=8824826","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:07:19Z","timestamp":1657854439000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8824826\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/islped.2019.8824826","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}