{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T04:49:52Z","timestamp":1749185392129},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/islped.2019.8824912","type":"proceedings-article","created":{"date-parts":[[2019,9,5]],"date-time":"2019-09-05T23:11:46Z","timestamp":1567725106000},"page":"1-6","source":"Crossref","is-referenced-by-count":10,"title":["Towards a Complete Methodology for Synthesizing Bundled-Data Asynchronous Circuits on FPGAs"],"prefix":"10.1109","author":[{"given":"Kshitij","family":"Bhardwaj","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Mantovani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca P.","family":"Carloni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven M.","family":"Nowick","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"360","article-title":"Rapid prototyping of self-timed circuits","author":"moore","year":"1998","journal-title":"ICCD"},{"key":"ref11","first-page":"541","article-title":"SCAFFI: an intrachip FPGA asynchronous interface based on hard macros","author":"pontes","year":"2007","journal-title":"ICCD"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311284"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515738"},{"key":"ref14","article-title":"FPGA prototyping of asynchronous networks-on-chip","author":"lassen","year":"2008","journal-title":"M Sc Thesis"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2013.35"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927435"},{"key":"ref17","article-title":"From click based asynchronous design to Xilinx FPGA","author":"zhang","year":"2018","journal-title":"ASYNC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898732"},{"article-title":"Handshake circuit implementations: slide 13","year":"2009","author":"ginosar","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927097"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927084"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666497"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2876856"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.079"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2413759"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46117-5_6"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428012"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905018"}],"event":{"name":"2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2019,7,29]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2019,7,31]]}},"container-title":["2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8819888\/8824790\/08824912.pdf?arnumber=8824912","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:15:27Z","timestamp":1657854927000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8824912\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/islped.2019.8824912","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}