{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T09:57:48Z","timestamp":1764842268263,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/islped.2019.8824925","type":"proceedings-article","created":{"date-parts":[[2019,9,5]],"date-time":"2019-09-05T23:11:46Z","timestamp":1567725106000},"page":"1-6","source":"Crossref","is-referenced-by-count":18,"title":["TIP: A Temperature Effect Inversion-Aware Ultra-Low Power System-on-Chip Platform"],"prefix":"10.1109","author":[{"given":"Kyuseung","family":"Han","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sukho","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-Jin","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Woojoo","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310176"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2783680"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654219"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724509"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627608"},{"key":"ref15","first-page":"1","article-title":"Ti-states: processor power management in the temperature inversion region","author":"zu","year":"2016","journal-title":"Proc of MICRO"},{"key":"ref16","first-page":"1233","article-title":"Aggressive voltage and temperature control for power saving in mobile application processors","volume":"17","author":"park","year":"2017","journal-title":"IEEE TMC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3019941"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372611"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2693269"},{"year":"0","key":"ref4","article-title":"STM32L151C6: ultra-low-power ARM Cortex-M3 MCU with 32 Kbytes flash, 32 MHz CPU, USB"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2018.2799948"},{"year":"0","key":"ref6","article-title":"K32W0x MCUs for wireless IoT applications"},{"article-title":"MAX32626: ultra-low power, high-performance ARM Cortex-M4 with FPU-based microcontroller for wearables","year":"0","author":"integrated","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CoolChips.2016.7503670"},{"year":"0","key":"ref7","article-title":"Bio-Processor"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927233"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2698019"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2015.11.015"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847944"},{"key":"ref21","article-title":"TEI-ULP: exploiting body biasing to improve the TEI-aware ultra-low power methods","author":"lee","year":"2018","journal-title":"IEEE TCAD"},{"year":"0","key":"ref24","article-title":"NoC interconnect improves SoC economics"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2010","author":"weste","key":"ref23"},{"year":"0","key":"ref25","article-title":"ORCA"}],"event":{"name":"2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2019,7,29]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2019,7,31]]}},"container-title":["2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8819888\/8824790\/08824925.pdf?arnumber=8824925","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:07:19Z","timestamp":1657854439000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8824925\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/islped.2019.8824925","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}