{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T06:40:23Z","timestamp":1769841623532,"version":"3.49.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/islped.2019.8824947","type":"proceedings-article","created":{"date-parts":[[2019,9,5]],"date-time":"2019-09-05T19:11:46Z","timestamp":1567710706000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["Exploring the Relation between Monolithic 3D L1 GPU Cache Capacity and Warp Scheduling Efficiency"],"prefix":"10.1109","author":[{"given":"Cong Thuan","family":"Do","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young-Ho","family":"Gong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheol Hong","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seon Wook","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung Woo","family":"Chung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187545"},{"key":"ref11","year":"2014","journal-title":"NVIDIA GeForce GTX 980 Whitepaper"},{"key":"ref12","year":"2016","journal-title":"NVIDIA Tesla P100 whitepaper"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672058"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009157"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934643"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342071"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.891300"},{"key":"ref19","article-title":"CACTI 6.0: A Tool to Model Large Caches","author":"muralimanohar","year":"0"},{"key":"ref4","article-title":"Analyzing CUDA Workloads Using a Detailed GPU simulator","author":"bakhola","year":"2009","journal-title":"ISPASS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218645"},{"key":"ref27","article-title":"ITRS roadmap version 2.0","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446079"},{"key":"ref5","article-title":"Scheduling and Execution of Compute Tasks","author":"abdalla","year":"2013","journal-title":"US Patent"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.92"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2378291"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1572471.1572486"},{"key":"ref9","article-title":"JEDEC Standard, High Bandwidth Memory (HBM) DRAM Specification","year":"2013"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.57"},{"key":"ref20","article-title":"CACTI-3DD: Architecture-level Modeling for 3D Die-Stacked DRAM Main Memory","author":"chen","year":"2012","journal-title":"DATE"},{"key":"ref22","year":"0","journal-title":"Cuda Sdk"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2012.6251581"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593188"},{"key":"ref26","article-title":"HotSpot 6.0: Validation, Acceleration and Extension","author":"zhang","year":"2015","journal-title":"Univ of Virginia Rep"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.31"}],"event":{"name":"2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","location":"Lausanne, Switzerland","start":{"date-parts":[[2019,7,29]]},"end":{"date-parts":[[2019,7,31]]}},"container-title":["2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8819888\/8824790\/08824947.pdf?arnumber=8824947","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T23:07:19Z","timestamp":1657840039000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8824947\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/islped.2019.8824947","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}