{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T11:51:34Z","timestamp":1723636294981},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/islped.2019.8824965","type":"proceedings-article","created":{"date-parts":[[2019,9,5]],"date-time":"2019-09-05T23:11:46Z","timestamp":1567725106000},"source":"Crossref","is-referenced-by-count":4,"title":["Modeling and Optimization of Chip Cooling with Two-Phase Vapor Chambers"],"prefix":"10.1109","author":[{"given":"Zihao","family":"Yuan","sequence":"first","affiliation":[]},{"given":"Geoffrey","family":"Vaartstra","sequence":"additional","affiliation":[]},{"given":"Prachi","family":"Shukla","sequence":"additional","affiliation":[]},{"given":"Sherief","family":"Reda","sequence":"additional","affiliation":[]},{"given":"Evelyn","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Ayse K.","family":"Coskun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.127"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ITHERM.2017.7992558"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ITHERM.2019.8757412"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342238"},{"key":"ref14","article-title":"Implications of integrated cpu-gpu processors on thermal and power management techniques","author":"dev","year":"2018"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2011.06.005"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2009.6041327"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169031"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974690"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691127"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/S0894-1777(02)00150-4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2008.417"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ITHERM.2012.6231419"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1080\/01457632.2018.1480868"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.ijheatmasstransfer.2016.04.107"},{"key":"ref7","article-title":"Heat transfer engineering data book III","author":"thome","year":"2010"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2009.2035999"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.ijheatmasstransfer.2018.06.128"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1115\/1.4033309"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.11.016"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.ijheatmasstransfer.2019.02.074"},{"key":"ref21","article-title":"Graphics Reinvented: NVIDIA GeForce RTX 2080 Ti Graphics Card","year":"0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2330784.2330919"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1088\/0960-1317\/21\/11\/115011"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2009.7478349"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/871656.859620","article-title":"Temperature-aware microarchitecture","author":"skadron","year":"2003","journal-title":"Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA)"}],"event":{"name":"2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","location":"Lausanne, Switzerland","start":{"date-parts":[[2019,7,29]]},"end":{"date-parts":[[2019,7,31]]}},"container-title":["2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8819888\/8824790\/08824965.pdf?arnumber=8824965","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:07:18Z","timestamp":1657854438000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8824965\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/islped.2019.8824965","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}