{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:47:50Z","timestamp":1747975670531,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/islped.2019.8824984","type":"proceedings-article","created":{"date-parts":[[2019,9,5]],"date-time":"2019-09-05T23:11:46Z","timestamp":1567725106000},"page":"1-6","source":"Crossref","is-referenced-by-count":10,"title":["Enhanced 3D Implementation of an Arm<sup>\u00ae<\/sup> Cortex<sup>\u00ae<\/sup>-A Microprocessor"],"prefix":"10.1109","author":[{"given":"Xiaoqing","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mudit","family":"Bhargava","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steve","family":"Moore","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saurabh","family":"Sinha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian","family":"Cline","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TCAD.2012.2232708"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TCAD.2012.2226584"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/2872334.2872361"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ICCAD.2015.7372585"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TC.2009.92"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/CICC.2008.4672058"},{"key":"ref16","first-page":"444","article-title":"Design space exploration for 3-D cache","volume":"16","author":"tsai","year":"2008","journal-title":"IEEE TVLSI"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/3DIC.2010.5751453"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/ISLPED.2017.8009157"},{"year":"0","article-title":"Predictive Technology Model ver. 2.1","key":"ref19"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/VLSIT.2015.7223698"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/S3S.2017.8309213"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TCAD.2017.2648839"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.7873\/DATE.2015.1110"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/3DIC.2010.5751451"},{"key":"ref7","first-page":"1","article-title":"Cascade2D: A design-aware partitioning approach to monolithic 3D IC with 2D commercial tools","author":"chang","year":"2016","journal-title":"IEEE\/ACM ICCAD"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/IEDM.2017.8268320"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ASPDAC.2009.4796507"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/2897937.2898043"},{"year":"0","article-title":"An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model","key":"ref20"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1145\/1055137.1055177"},{"year":"2017","article-title":"Innovus Implementation System","key":"ref21"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/TCAD.2008.925783"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/TCAD.2005.862748"},{"key":"ref25","article-title":"Physical placement control","author":"moore","year":"0","journal-title":"Jul 27 2017 US Patent App 15\/008 000"}],"event":{"name":"2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2019,7,29]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2019,7,31]]}},"container-title":["2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8819888\/8824790\/08824984.pdf?arnumber=8824984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:15:27Z","timestamp":1657854927000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8824984\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/islped.2019.8824984","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}