{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:39:51Z","timestamp":1773247191267,"version":"3.50.1"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,7,26]],"date-time":"2021-07-26T00:00:00Z","timestamp":1627257600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,26]],"date-time":"2021-07-26T00:00:00Z","timestamp":1627257600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,26]],"date-time":"2021-07-26T00:00:00Z","timestamp":1627257600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,7,26]]},"DOI":"10.1109\/islped52811.2021.9502488","type":"proceedings-article","created":{"date-parts":[[2021,8,4]],"date-time":"2021-08-04T20:52:28Z","timestamp":1628110348000},"page":"1-6","source":"Crossref","is-referenced-by-count":18,"title":["A Flash-Based Multi-Bit Content-Addressable Memory with Euclidean Squared Distance"],"prefix":"10.1109","author":[{"given":"Arman","family":"Kazemi","sequence":"first","affiliation":[]},{"given":"Shubham","family":"Sahay","sequence":"additional","affiliation":[]},{"given":"Ayush","family":"Saxena","sequence":"additional","affiliation":[]},{"given":"Mohammad Mehdi","family":"Sharifi","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Niemier","sequence":"additional","affiliation":[]},{"given":"X. Sharon","family":"Hu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201800876"},{"key":"ref11","article-title":"High speed memory operation in channel-last, back-gated ferroelectric transistors","author":"sharma","year":"2020","journal-title":"IEDM"},{"key":"ref12","article-title":"A scalable design of multi-bit ferroelectric content addressable memory for data-centric computing","author":"li","year":"2020","journal-title":"IEDM"},{"key":"ref13","article-title":"A comprehensive model for ferroelectric fet capturing the key behaviors","author":"deng","year":"2020","journal-title":"Symposium on VLSI Technology"},{"key":"ref14","article-title":"High-performance mixed-signal neurocomputing with floating-gate memory arrays","author":"merrikh-bayat","year":"2017","journal-title":"IEEE T Neur Net Lear"},{"key":"ref15","article-title":"Simpleshot","author":"wang","year":"2019","journal-title":"arXiv preprint arXiv 1911 12945"},{"key":"ref16","article-title":"A practical gpu based knn algorithm","author":"kuang","year":"2009","journal-title":"ISCS"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2994896"},{"key":"ref18","article-title":"Compact single-phase-search multistate content-addressable memory design using one fefet\/cell","author":"rajaei","year":"2020","journal-title":"IEEE T-ED"},{"key":"ref19","author":"blyth","year":"2006","journal-title":"Analog content addressable memory (cam) employing analog nonvolatile storage"},{"key":"ref28","article-title":"Learning to remember rare events","author":"kaiser","year":"2017","journal-title":"ArXiv"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0321-3"},{"key":"ref27","article-title":"Matching networks","author":"vinyals","year":"2016","journal-title":"NeurIPS"},{"key":"ref3","article-title":"A ternary content addressable engine","author":"wade","year":"1989","journal-title":"JSSC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-020-15254-4"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.266"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2952544"},{"key":"ref8","article-title":"In-memory nearest neighbor search with fefet multi-bit content-addressable memories","author":"kazemi","year":"2021","journal-title":"DATE"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aad6f8"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.802001"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1126\/science.aab3050"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2901211"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417947"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2903786"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2016.7548449"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310323"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SOC.2003.1241474"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169048"}],"event":{"name":"2021 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","location":"Boston, MA, USA","start":{"date-parts":[[2021,7,26]]},"end":{"date-parts":[[2021,7,28]]}},"container-title":["2021 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9502425\/9502469\/09502488.pdf?arnumber=9502488","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:44:22Z","timestamp":1652197462000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9502488\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,26]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/islped52811.2021.9502488","relation":{},"subject":[],"published":{"date-parts":[[2021,7,26]]}}}