{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T13:55:26Z","timestamp":1743083726854,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,7,26]],"date-time":"2021-07-26T00:00:00Z","timestamp":1627257600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,26]],"date-time":"2021-07-26T00:00:00Z","timestamp":1627257600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,26]],"date-time":"2021-07-26T00:00:00Z","timestamp":1627257600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,7,26]]},"DOI":"10.1109\/islped52811.2021.9502505","type":"proceedings-article","created":{"date-parts":[[2021,8,4]],"date-time":"2021-08-04T20:52:28Z","timestamp":1628110348000},"page":"1-6","source":"Crossref","is-referenced-by-count":12,"title":["MC<sup>2<\/sup>-RAM: An In-8T-SRAM Computing Macro Featuring Multi-Bit Charge-Domain Computing and ADC-Reduction Weight Encoding"],"prefix":"10.1109","author":[{"given":"Zhiyu","family":"Chen","sequence":"first","affiliation":[]},{"given":"Qing","family":"Jin","sequence":"additional","affiliation":[]},{"given":"Jingyu","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yanzhi","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Kaiyuan","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310398"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062958"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2021.3061508","article-title":"Colonnade: A reconfigurable SRAM-based digital bit-serial compute-in-memory macro for processing neural networks","author":"kim","year":"2021","journal-title":"IEEE Journal of Solid-State Circuits (JSSC)"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"236","DOI":"10.1109\/ISSCC42613.2021.9365788","article-title":"15.1 a programmable neural-network inference accelerator based on scalable in-memory computing","volume":"64","author":"jia","year":"2021","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6855225"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-020-16108-9"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref5","article-title":"Compact probabilistic poisson neuron based on back-hopping oscillation in STTMRAM for all-spin deep spiking neural network","author":"wu","year":"2020","journal-title":"IEEE VLSI Tech Symposium (VLSI)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952773"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3056447"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418106"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2017.2771102"}],"event":{"name":"2021 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2021,7,26]]},"location":"Boston, MA, USA","end":{"date-parts":[[2021,7,28]]}},"container-title":["2021 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9502425\/9502469\/09502505.pdf?arnumber=9502505","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T15:10:12Z","timestamp":1673017812000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9502505\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,26]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/islped52811.2021.9502505","relation":{},"subject":[],"published":{"date-parts":[[2021,7,26]]}}}