{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T16:57:02Z","timestamp":1778605022235,"version":"3.51.4"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T00:00:00Z","timestamp":1691366400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T00:00:00Z","timestamp":1691366400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007270","name":"University of Michigan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007270","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1900675"],"award-info":[{"award-number":["CCF-1900675"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,8,7]]},"DOI":"10.1109\/islped58423.2023.10244186","type":"proceedings-article","created":{"date-parts":[[2023,9,19]],"date-time":"2023-09-19T17:38:53Z","timestamp":1695145133000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["AR-PIM: An Adaptive-Range Processing-in-Memory Architecture"],"prefix":"10.1109","author":[{"given":"Teyuh","family":"Chou","sequence":"first","affiliation":[{"name":"University of Michigan,Ann Arbor"}]},{"given":"Fernando","family":"Garcia-Redondo","sequence":"additional","affiliation":[{"name":"Arm Research"}]},{"given":"Paul","family":"Whatmough","sequence":"additional","affiliation":[{"name":"Arm Research"}]},{"given":"Zhengya","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Michigan,Ann Arbor"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2012.6248110"},{"key":"ref2","volume-title":"NVIDIA Grace CPU","year":"2021"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00012"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.40"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662393"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662444"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062955"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9163014"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573556"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310398"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref19","volume-title":"ADC Performance Survey 1997\u20132021 (ISSCC & VLSI Symposium)","author":"Murmann"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2867275"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993599"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993662"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870353"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"ref26","first-page":"382","article-title":"Bit-pragmatic deep neural network computing","volume-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture","author":"Albericio"}],"event":{"name":"2023 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","location":"Vienna, Austria","start":{"date-parts":[[2023,8,7]]},"end":{"date-parts":[[2023,8,8]]}},"container-title":["2023 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10244176\/10244185\/10244186.pdf?arnumber=10244186","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T08:02:07Z","timestamp":1710403327000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10244186\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,7]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/islped58423.2023.10244186","relation":{},"subject":[],"published":{"date-parts":[[2023,8,7]]}}}