{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:43:00Z","timestamp":1740102180495,"version":"3.37.3"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T00:00:00Z","timestamp":1691366400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T00:00:00Z","timestamp":1691366400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100014553","name":"Samsung Advanced Institute of Technology (SAIT)","doi-asserted-by":"publisher","award":["IO230223-05124-01"],"award-info":[{"award-number":["IO230223-05124-01"]}],"id":[{"id":"10.13039\/100014553","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002551","name":"Seoul National University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002551","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,8,7]]},"DOI":"10.1109\/islped58423.2023.10244402","type":"proceedings-article","created":{"date-parts":[[2023,9,19]],"date-time":"2023-09-19T17:38:53Z","timestamp":1695145133000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Machine Learning Driven Synthesis of Clock Gating"],"prefix":"10.1109","author":[{"given":"Doyeon","family":"Won","sequence":"first","affiliation":[{"name":"Seoul National University,Dept. of Electrical and Computer Engineering,Seoul,Korea"}]},{"given":"Soomin","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University,Dept. of Electrical and Computer Engineering,Seoul,Korea"}]},{"given":"Taewhan","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University,Dept. of Electrical and Computer Engineering,Seoul,Korea"}]}],"member":"263","reference":[{"journal-title":"Synopsys Inc","article-title":"Design compiler - user guide","year":"2019","key":"ref13"},{"journal-title":"IWLS 2005 Benchmarks","year":"0","author":"albrecht","key":"ref12"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415613"},{"key":"ref10","article-title":"Unsupervised deep embedding for clustering analysis","author":"xie","year":"2016","journal-title":"ICML"},{"key":"ref2","article-title":"Design flow for flip-flop grouping in data-driven clock gating","author":"wimer","year":"2013","journal-title":"TVLSI"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11802-9_14"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629957"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.5120\/18982-0419"},{"key":"ref9","article-title":"A novel sequential circuit optimization with clock gating logic","author":"kuo","year":"2008","journal-title":"ICCAD"},{"key":"ref4","article-title":"Activity-driven fine-grained clock gating and run time power gating integration","author":"li","year":"2012","journal-title":"TVLSI"},{"key":"ref3","article-title":"Probability-driven multibit flip-flop integration with clock gating","author":"gluzer","year":"2016","journal-title":"TVLSI"},{"key":"ref6","article-title":"New activity-driven clock tree design methodology for low power clock gating","author":"lin","year":"2017","journal-title":"Int Symp on Next Generation Electronics"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2017.1285435"}],"event":{"name":"2023 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2023,8,7]]},"location":"Vienna, Austria","end":{"date-parts":[[2023,8,8]]}},"container-title":["2023 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10244176\/10244185\/10244402.pdf?arnumber=10244402","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,9]],"date-time":"2023-10-09T17:59:08Z","timestamp":1696874348000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10244402\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,7]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/islped58423.2023.10244402","relation":{},"subject":[],"published":{"date-parts":[[2023,8,7]]}}}