{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:42:52Z","timestamp":1740102172261,"version":"3.37.3"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T00:00:00Z","timestamp":1691366400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T00:00:00Z","timestamp":1691366400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"publisher","award":["2022YFB4400600"],"award-info":[{"award-number":["2022YFB4400600"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["92164301,62225401"],"award-info":[{"award-number":["92164301,62225401"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100013314","name":"111 Project","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100013314","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,8,7]]},"DOI":"10.1109\/islped58423.2023.10244465","type":"proceedings-article","created":{"date-parts":[[2023,9,19]],"date-time":"2023-09-19T17:38:53Z","timestamp":1695145133000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["DCIM-3DRec: A 3D Reconstruction Accelerator with Digital Computing-in-Memory and Octree-Based Scheduler"],"prefix":"10.1109","author":[{"given":"Yiqi","family":"Jing","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Yiyang","family":"Sun","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Xiao","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Wentao","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Meng","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Fengyun","family":"Yan","sequence":"additional","affiliation":[{"name":"Nano Core Chip Electronic Technology Co., Ltd.,Hangzhou,China"}]},{"given":"Yufei","family":"Ma","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Le","family":"Ye","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Tianyu","family":"Jia","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731699"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530477"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC53511.2021.00014"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527395"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2751501"},{"key":"ref10","article-title":"A 9.02mW CNN-stereo-based realtime 3D hand-gesture recognition processor for smart mobile devices","author":"choi","year":"2018","journal-title":"ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00025"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2006.19"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s10514-012-9321-0"},{"key":"ref16","article-title":"An 89TOPS\/W and 16.3TOPS\/mm2 all-digital SRAM-based full precision compute-in-memory macro in 22nm for machine-learning edge applications","author":"chih","year":"2021","journal-title":"ISSCC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"ref8","article-title":"NeRF: representing scenes as neural radiance fields for view synthesis","author":"mildenhall","year":"2020","journal-title":"ECCV"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV48922.2021.00567"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9163067"},{"key":"ref4","article-title":"Occupancy networks","author":"elluswamy","year":"0","journal-title":"CVPR Workshop on Autonomous Driving (WAD)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR46437.2021.01120"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV48922.2021.00644"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-58580-8_31"}],"event":{"name":"2023 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2023,8,7]]},"location":"Vienna, Austria","end":{"date-parts":[[2023,8,8]]}},"container-title":["2023 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10244176\/10244185\/10244465.pdf?arnumber=10244465","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,9]],"date-time":"2023-10-09T17:58:57Z","timestamp":1696874337000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10244465\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,7]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/islped58423.2023.10244465","relation":{},"subject":[],"published":{"date-parts":[[2023,8,7]]}}}