{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T18:32:50Z","timestamp":1765391570891,"version":"3.46.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T00:00:00Z","timestamp":1691366400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T00:00:00Z","timestamp":1691366400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,8,7]]},"DOI":"10.1109\/islped58423.2023.10244499","type":"proceedings-article","created":{"date-parts":[[2023,9,19]],"date-time":"2023-09-19T13:38:53Z","timestamp":1695130733000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["LAXOR: A Bit-Accurate BNN Accelerator with Latch-XOR Logic for Local Computing"],"prefix":"10.1109","author":[{"given":"Dongrui","family":"Li","sequence":"first","affiliation":[{"name":"Singapore University of Technology and Design"}]},{"given":"Tomomasa","family":"Yamasaki","sequence":"additional","affiliation":[{"name":"Singapore University of Technology and Design"}]},{"given":"Aarthy","family":"Mani","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Agency for Science, Technology & Research (A*STAR),Singapore"}]},{"given":"Anh Tuan","family":"Do","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Agency for Science, Technology & Research (A*STAR),Singapore"}]},{"given":"Niangjun","family":"Chen","sequence":"additional","affiliation":[{"name":"Singapore University of Technology and Design"}]},{"given":"Bo","family":"Wang","sequence":"additional","affiliation":[{"name":"Singapore University of Technology and Design"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351807"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712542"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8060661"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2682138"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357071"},{"journal-title":"SCALE-Sim Systolic CNN Accelerator Simulator","year":"2018","author":"samajdar","key":"ref11"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP40776.2020.9053977"},{"journal-title":"BinaryConnect Training deep neural networks with binary weights during propagations","year":"2015","author":"courbariaux","key":"ref2"},{"key":"ref1","article-title":"Binarized neural networks","volume":"29","author":"hubara","year":"2016","journal-title":"Advances in neural information processing systems"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116516"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783722"},{"key":"ref19","first-page":"222","article-title":"An always-on 3.8 ?J\/86% cifar-10 mixed-signal binary cnn processor with all memory on chip in 28nm cmos","author":"bankman","year":"0","journal-title":"Solid-State Circuits Conference-(ISSCC) 2018 IEEE International IEEE"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731659"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365932"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2017.8335698"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3038616"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2869150"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"}],"event":{"name":"2023 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2023,8,7]]},"location":"Vienna, Austria","end":{"date-parts":[[2023,8,8]]}},"container-title":["2023 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10244176\/10244185\/10244499.pdf?arnumber=10244499","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T18:30:03Z","timestamp":1765391403000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10244499\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/islped58423.2023.10244499","relation":{},"subject":[],"published":{"date-parts":[[2023,8,7]]}}}