{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T04:00:15Z","timestamp":1725681615521},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T00:00:00Z","timestamp":1691366400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T00:00:00Z","timestamp":1691366400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,8,7]]},"DOI":"10.1109\/islped58423.2023.10244561","type":"proceedings-article","created":{"date-parts":[[2023,9,19]],"date-time":"2023-09-19T13:38:53Z","timestamp":1695130733000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Low Power Logic Obfuscation Through System Level Clock Gating"],"prefix":"10.1109","author":[{"given":"Daniel","family":"Xing","sequence":"first","affiliation":[{"name":"University of Maryland,College Park,MD,USA"}]},{"given":"Yuntao","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Maryland,College Park,MD,USA"}]},{"given":"Ankur","family":"Srivastava","sequence":"additional","affiliation":[{"name":"University of Maryland,College Park,MD,USA"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586179"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3446215"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586159"},{"key":"ref14","article-title":"On the optimization of behavioral logic locking for high-level synthesis","author":"pilato","year":"2021","journal-title":"ArXiv Preprint"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref10","article-title":"Removal attacks on logic locking and camouflaging techniques","author":"yasin","year":"2017","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref1","article-title":"Keynote: A disquisition on logic locking","author":"chakraborty","year":"2019","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586314"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3074004"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2968183"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED57927.2023.10129342"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1995.250019"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123350"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942150"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159736"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2968898"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942076"},{"key":"ref21","article-title":"Trace logic locking: Improving the parametric space of logic locking","author":"zuzak","year":"2020","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref28","first-page":"391","article-title":"A super-scheduler for embedded reconfig-urable systems","author":"ogrenci memik","year":"0","journal-title":"IEEE\/ACM International Conference on Computer Aided Design ICCAD 2001 IEEE\/ACM Digest of Technical Papers (Cat No 01CH37281) ICCAD-01"},{"key":"ref27","article-title":"Mediabench: A tool for evaluating and synthesizing multimedia and communications systems","author":"lee","year":"0","journal-title":"International Symposium on Microarchitecture"},{"journal-title":"Gurobi Optimization LLC","article-title":"Gurobi Optimizer Reference Manual","year":"2023","key":"ref29"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"}],"event":{"name":"2023 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","start":{"date-parts":[[2023,8,7]]},"location":"Vienna, Austria","end":{"date-parts":[[2023,8,8]]}},"container-title":["2023 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10244176\/10244185\/10244561.pdf?arnumber=10244561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,9]],"date-time":"2023-10-09T13:58:53Z","timestamp":1696859933000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10244561\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,7]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/islped58423.2023.10244561","relation":{},"subject":[],"published":{"date-parts":[[2023,8,7]]}}}