{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:37:55Z","timestamp":1729651075613,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ismvl.2002.1011072","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:42:54Z","timestamp":1056573774000},"page":"67-73","source":"Crossref","is-referenced-by-count":4,"title":["Voltage comparator circuits for multiple-valued CMOS logic"],"prefix":"10.1109","author":[{"given":"Y.B.","family":"Guo","sequence":"first","affiliation":[]},{"given":"K.W.","family":"Current","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/el:19941299"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.910495"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.475711"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1109\/GLSV.1998.665204","article-title":"Multiple-valued logic voltage-mode storage circuits based on time-single-phase clocked logic","author":"thoidis","year":"1998","journal-title":"Proc 8th Great Lakes Symposium on VLSI"},{"year":"0","key":"ref11"},{"key":"ref5","first-page":"149","article-title":"Multiple-valued logic static latch circuits","volume":"7","author":"current","year":"2001","journal-title":"Multiple-Valued Logic"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el:19920701"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706857"},{"key":"ref2","first-page":"941","article-title":"Design and implementation of a low-power multiple-valued current-mode integrated circuit with current-source control","volume":"e80 c","author":"hanyu","year":"1997","journal-title":"IEICE Trans Electronics"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2001.924550"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19830474"}],"event":{"name":"32nd IEEE International Symposium on Multi-Valued Logic","acronym":"ISMVL-02","location":"Boston, MA, USA"},"container-title":["Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7900\/21788\/01011072.pdf?arnumber=1011072","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,23]],"date-time":"2020-03-23T22:56:18Z","timestamp":1585004178000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1011072\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ismvl.2002.1011072","relation":{},"subject":[]}}