{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:16:53Z","timestamp":1729664213122,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ismvl.2002.1011076","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:42:54Z","timestamp":1056573774000},"page":"96-102","source":"Crossref","is-referenced-by-count":0,"title":["Parallel evolutionary graph generation on a PC cluster and its application to multiple-valued circuit synthesis"],"prefix":"10.1109","author":[{"given":"M.","family":"Natsui","sequence":"first","affiliation":[]},{"given":"T.","family":"Aoki","sequence":"additional","affiliation":[]},{"given":"T.","family":"Higuchi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2001.924581"},{"key":"ref3","first-page":"975","article-title":"Evolutionary syn thesis of bit-serial arithmetic circuits","volume":"42","author":"terasaki","year":"2001","journal-title":"J Information Processing Society of Japan"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.268"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010587"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4235.843494"},{"key":"ref2","first-page":"1767","article-title":"Evolutionary syn thesis of fast constant-coefficient multipliers","volume":"e83 a","author":"homma","year":"2000","journal-title":"IEICE Trans Fundamentals"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"937","DOI":"10.1049\/el:20000704","article-title":"evolutionary graph generation system with symbolic verification for arithmetic circuit design","volume":"36","author":"homma","year":"2000","journal-title":"Electronics Letters"}],"event":{"name":"32nd IEEE International Symposium on Multi-Valued Logic","acronym":"ISMVL-02","location":"Boston, MA, USA"},"container-title":["Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7900\/21788\/01011076.pdf?arnumber=1011076","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:40:42Z","timestamp":1497566442000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1011076\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/ismvl.2002.1011076","relation":{},"subject":[]}}