{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:56:26Z","timestamp":1730274986113,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ismvl.2002.1011083","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:42:54Z","timestamp":1056559374000},"page":"149-155","source":"Crossref","is-referenced-by-count":2,"title":["PODEM based on static testability measures and dynamic testability measures for multiple-valued logic circuits"],"prefix":"10.1109","author":[{"given":"N.","family":"Kamiura","sequence":"first","affiliation":[]},{"given":"T.","family":"Isokawa","sequence":"additional","affiliation":[]},{"given":"N.","family":"Matsui","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2000.848627"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084687"},{"key":"ref14","first-page":"1","article-title":"A new measure for test generation by a heuristic method","author":"fujiwara","year":"1980","journal-title":"IECE Technical report EC80-38"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.3198"},{"year":"0","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1995.485311"},{"key":"ref3","first-page":"676","article-title":"Design and fault diagnosis of cellular arrays realizing multiple-valued logic functions","volume":"j76 d i","author":"kamiura","year":"1993","journal-title":"Trans IEICE Japan"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.1674785"},{"key":"ref5","first-page":"693","article-title":"Fault test for cellular arrays realizing multi-valued logic functions","volume":"j72 d","author":"takanami","year":"1989","journal-title":"Trans IEICE Japan"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1994.302189"},{"key":"ref7","first-page":"99","article-title":"Differential calculus for fault detection in multivalued logic networks","author":"guima","year":"1987","journal-title":"IEEE Proc International Symp on Multiple-Valued logic"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1998.679273"},{"key":"ref1","first-page":"127","article-title":"A method of test pattern generation for multiple-valued PLAs","volume":"2","author":"nagata","year":"1997","journal-title":"Multiple-valued Logic-An International Journal"},{"key":"ref9","first-page":"139","article-title":"Test pattern generation for combinational multi-valued networks based on generalized D-algorithm","author":"shmerko","year":"1997","journal-title":"IEEE Proc International Symp on Multiple-Valued logic"}],"event":{"name":"32nd IEEE International Symposium on Multi-Valued Logic","acronym":"ISMVL-02","location":"Boston, MA, USA"},"container-title":["Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7900\/21788\/01011083.pdf?arnumber=1011083","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T12:07:17Z","timestamp":1489147637000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1011083\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ismvl.2002.1011083","relation":{},"subject":[]}}