{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:15:50Z","timestamp":1725552950112},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ismvl.2002.1011085","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:42:54Z","timestamp":1056573774000},"page":"161-166","source":"Crossref","is-referenced-by-count":0,"title":["Multiple-valued logic-in-memory VLSI based on ferroelectric capacitor storage and charge addition"],"prefix":"10.1109","author":[{"given":"H.","family":"Kimura","sequence":"first","affiliation":[]},{"given":"T.","family":"Hanyu","sequence":"additional","affiliation":[]},{"given":"M.","family":"Kameyama","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1996.508339"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1999.779691"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/5.849164"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.34.5184"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/54.748803"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1969.222754"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1998.672432"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542311"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.38.2285"},{"journal-title":"Nonvolatile Semiconductor Memory Technology","year":"1998","author":"brown","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.748187"},{"key":"ref1","first-page":"7","article-title":"Challenges for CAD in Deep Sub Micron Regime","author":"katkoori","year":"1998","journal-title":"Computer Society TCVLSI Tech Bull"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/55.563315"}],"event":{"name":"32nd IEEE International Symposium on Multi-Valued Logic","acronym":"ISMVL-02","location":"Boston, MA, USA"},"container-title":["Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7900\/21788\/01011085.pdf?arnumber=1011085","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T17:07:22Z","timestamp":1489165642000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1011085\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ismvl.2002.1011085","relation":{},"subject":[]}}