{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T15:14:49Z","timestamp":1742397289892},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ismvl.2002.1011086","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:42:54Z","timestamp":1056559374000},"page":"168-177","source":"Crossref","is-referenced-by-count":17,"title":["Optimization of multi-valued multi-level networks"],"prefix":"10.1109","author":[{"given":"M.","family":"Gao","sequence":"first","affiliation":[]},{"given":"J.-H.","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Li","sequence":"additional","affiliation":[]},{"given":"A.","family":"Mishchenko","sequence":"additional","affiliation":[]},{"given":"S.","family":"Sinha","sequence":"additional","affiliation":[]},{"given":"T.","family":"Villa","sequence":"additional","affiliation":[]},{"given":"R.","family":"Brayton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/371636.371735"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ASYNC.2000.836983"},{"key":"ref12","first-page":"64","article-title":"Fast generation of irredundant sum-of-products forms from binary decision diagrams","author":"minato","year":"1992","journal-title":"Proc of SASIMI'92 (Synthesis and Simulation Meeting and International Interchange)"},{"key":"ref13","article-title":"Boolean paradigm in multivalued logic synthesis","author":"mishchenko","year":"2002","journal-title":"To be submitted to International Workshop on Logic and Synthesis"},{"key":"ref14","article-title":"Simplification of nondeterministic multi-valued networks","author":"mishchenko","year":"2002","journal-title":"To be submitted to International Workshop on Logic and Synthesis"},{"key":"ref15","article-title":"Encoding of boolean functions and its application to lut cascade synthesis","author":"mishchenko","year":"2002","journal-title":"To be submitted to International Workshop on Logic and Synthesis"},{"key":"ref16","first-page":"35","article-title":"Bi-decomposition of multi-valued relations","author":"mishchenko","year":"2002","journal-title":"International Workshop on Logic and Synthesis"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TCAD.1987.1270318"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/DAC.1990.114954"},{"key":"ref19","article-title":"SIS: A System for Sequential Circuit Synthesis","author":"sentovich","year":"1992","journal-title":"Technical Report UCB\/ERL M92\/41"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ISMVL.1998.679331"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-61474-5_95","article-title":"VIS: A system for verification and synthesis","author":"brayton","year":"1996","journal-title":"IEEE International Conference on Computer-Aided Verification"},{"key":"ref6","article-title":"Multi-valued multi-level network decomposition","author":"gao","year":"2001","journal-title":"Proc of the Intl Workshop on Logic Synthesis"},{"key":"ref5","article-title":"Semi-algebraic methods for multi-valued logic","author":"gao","year":"2000","journal-title":"Proc of the Intl Workshop on Logic Synthesis"},{"key":"ref8","article-title":"An implicit method for multi-valued network encoding","author":"jiang","year":"2001","journal-title":"International Workshop on Logic Synthesis"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/4.475711"},{"year":"0","author":"brayton","journal-title":"MVSIS","key":"ref2"},{"key":"ref1","article-title":"Algebraic methods for multi-valued logic","author":"brayton","year":"1999","journal-title":"Technical Report UCB\/ERL M99\/62"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1109\/ICCAD.2000.896525","article-title":"Don't cares and multi-valued logic network minimization","author":"jiang","year":"2000","journal-title":"Proc of the Intl Conf on Computer-Aided Design"}],"event":{"acronym":"ISMVL-02","name":"32nd IEEE International Symposium on Multi-Valued Logic","location":"Boston, MA, USA"},"container-title":["Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7900\/21788\/01011086.pdf?arnumber=1011086","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,24]],"date-time":"2018-02-24T18:07:22Z","timestamp":1519495642000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1011086\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/ismvl.2002.1011086","relation":{},"subject":[]}}