{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:25:27Z","timestamp":1749205527924,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ismvl.2002.1011092","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:42:54Z","timestamp":1056573774000},"page":"216-222","source":"Crossref","is-referenced-by-count":9,"title":["Efficient bridging fault simulation of sequential circuits based on multi-valued logics"],"prefix":"10.1109","author":[{"given":"I.","family":"Polian","sequence":"first","affiliation":[]},{"given":"P.","family":"Engelke","sequence":"additional","affiliation":[]},{"given":"B.","family":"Becker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519711"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279362"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292284"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529895"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470717"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.466340"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519701"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114104"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470718"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510889"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1985.1270127"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529877"},{"key":"ref6","first-page":"555","article-title":"GOLDENGATE: fast and accurate bridging fault simulator under a hybrid logic\/iDDQ testing environment","author":"chen","year":"1997","journal-title":"Int'l Conf on CAD"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292275"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2000.873780"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.536713"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1992.591298"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"ref1"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1459","DOI":"10.1109\/43.177408","article-title":"and Bruno Ricco. A probabilistic fault model for “analog” faults in digital CMOS circuits","volume":"11","author":"michele","year":"1992","journal-title":"IEEE Trans on CAD"}],"event":{"name":"32nd IEEE International Symposium on Multi-Valued Logic","acronym":"ISMVL-02","location":"Boston, MA, USA"},"container-title":["Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7900\/21788\/01011092.pdf?arnumber=1011092","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:40:42Z","timestamp":1497566442000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1011092\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/ismvl.2002.1011092","relation":{},"subject":[]}}