{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:17:12Z","timestamp":1725466632978},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ismvl.2003.1201382","type":"proceedings-article","created":{"date-parts":[[2004,6,22]],"date-time":"2004-06-22T16:27:43Z","timestamp":1087921663000},"page":"40-45","source":"Crossref","is-referenced-by-count":4,"title":["Polynomial expansions over GF(3)based on fastest transformation"],"prefix":"10.1109","author":[{"given":"B.J.","family":"Falkowski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Cheng Fu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","first-page":"248","article-title":"A consideration of universal-logic-modules for ternary synthesis based upon Reed-Muller coefficients","author":"tokmen","year":"1979","journal-title":"Proc 9th IEEE Int Symp Mult -Valued Log"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5139-3"},{"journal-title":"Spectral Transforms in Switching Theory Definitions and Calculations","year":"1998","author":"stankovic","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010239"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223475"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/82.618038"},{"journal-title":"Discrete and Switching Functions","year":"1978","author":"davio","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2078-5"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1080\/10655140290009792"},{"journal-title":"Multiple-Valued Data Processing Algorithms and Systolic Processors","year":"1990","author":"kukharev","key":"7"},{"key":"6","first-page":"261","article-title":"A comparison of logical efficiency of reversible and conventional gates","author":"kerntopf","year":"0","journal-title":"Proc 9th IEEE International Workshop on Logic Synthesis Dana Point CA May 2000"},{"journal-title":"Modern Logic Design","year":"1986","author":"green","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2000.848599"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/12.841130"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1992.186829"}],"event":{"name":"33rd International Symposium on Multiple-Valued Logic, 2003.","location":"Meiji University, Tokyo, Japan"},"container-title":["33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8551\/27046\/01201382.pdf?arnumber=1201382","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:55:58Z","timestamp":1489427758000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1201382\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ismvl.2003.1201382","relation":{},"subject":[]}}