{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T19:06:41Z","timestamp":1725476801347},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ismvl.2003.1201397","type":"proceedings-article","created":{"date-parts":[[2004,6,22]],"date-time":"2004-06-22T16:27:43Z","timestamp":1087921663000},"page":"133-138","source":"Crossref","is-referenced-by-count":0,"title":["A novel technology mapping method for AND\/XOR expressions"],"prefix":"10.1109","author":[{"family":"Seok-Bum Ko","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jien-Chung Lo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275116"},{"key":"14","first-page":"427","article-title":"A fast method to minimize multi-output mixed-polarity generalized Reed-Muller forms","author":"helliwell","year":"1988","journal-title":"Proceedings of ACM\/IEEE Design Automation Conference"},{"journal-title":"Xilinx Data Book XC4000E and XC4000X Series","year":"1999","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/233539.233540"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.644041"},{"year":"2002","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223475"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264777"},{"key":"7","first-page":"630","article-title":"Efficient decomposition techniques for FPGAs","author":"ko","year":"2002","journal-title":"IEEE International Conference on High Performance Computing"},{"key":"6","first-page":"176","article-title":"Efficient parity prediction in FPGA","author":"ko","year":"2001","journal-title":"IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"},{"key":"5","first-page":"286","article-title":"Reliable logic circuits using byte error control codes","author":"lo","year":"1996","journal-title":"IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582397"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/12.45212"},{"journal-title":"Logic Synthesis and Optimization","year":"1998","author":"sasao","key":"8"}],"event":{"name":"33rd International Symposium on Multiple-Valued Logic, 2003.","location":"Meiji University, Tokyo, Japan"},"container-title":["33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8551\/27046\/01201397.pdf?arnumber=1201397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:05:01Z","timestamp":1489428301000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1201397\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ismvl.2003.1201397","relation":{},"subject":[]}}