{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:45:35Z","timestamp":1729662335226,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ismvl.2003.1201407","type":"proceedings-article","created":{"date-parts":[[2004,6,22]],"date-time":"2004-06-22T16:27:43Z","timestamp":1087921663000},"page":"207-212","source":"Crossref","is-referenced-by-count":15,"title":["Multiple-valued dynamic source-coupled logic"],"prefix":"10.1109","author":[{"given":"T.","family":"Hanyu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Mochizuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Kameyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.748187"},{"journal-title":"The VLSI Handbook","year":"2000","author":"chen","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1993.393380"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2002.1021120"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/4.475711"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19960710"},{"key":"5","first-page":"54","article-title":"MOS current mode logic MCML circuit for low-power GHz processors","volume":"36","author":"yamashina","year":"1995","journal-title":"NEC Res Develop"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5685-5"},{"key":"9","first-page":"550","article-title":"Dynamic current mode logic (DyCMI): A new low-power high-performance logic style","volume":"sc 36","author":"allen","year":"2001","journal-title":"IEEE J Solid-State Circuits"},{"key":"8","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1109\/ISMVL.2002.1011098","article-title":"Fully source-coupled logic based multiple-valued VLSI","author":"ike","year":"2002","journal-title":"Proc 32nd IEEE International Symposium on Multiple-Valued Logic"}],"event":{"name":"33rd International Symposium on Multiple-Valued Logic, 2003.","location":"Meiji University, Tokyo, Japan"},"container-title":["33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8551\/27046\/01201407.pdf?arnumber=1201407","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:15:30Z","timestamp":1497586530000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1201407\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ismvl.2003.1201407","relation":{},"subject":[]}}