{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T10:17:44Z","timestamp":1773656264938,"version":"3.50.1"},"reference-count":4,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ismvl.2004.1319931","type":"proceedings-article","created":{"date-parts":[[2004,9,28]],"date-time":"2004-09-28T09:50:22Z","timestamp":1096365022000},"page":"128-134","source":"Crossref","is-referenced-by-count":2,"title":["Signed digit CMOS (SD-CMOS) logic circuits with static operation"],"prefix":"10.1109","author":[{"given":"H.","family":"Fukuda","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2003.1201407"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675860"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2002.1011093"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.509863"}],"event":{"name":"Proceedings. 34th International Symposium on Multiple-Valued Logic","location":"Toronto, Ont., Canada","acronym":"ISMVL-04"},"container-title":["Proceedings. 34th International Symposium on Multiple-Valued Logic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9226\/29244\/01319931.pdf?arnumber=1319931","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T22:49:53Z","timestamp":1489531793000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1319931\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/ismvl.2004.1319931","relation":{},"subject":[]}}