{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:39:36Z","timestamp":1729618776898,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ismvl.2004.1319941","type":"proceedings-article","created":{"date-parts":[[2004,9,28]],"date-time":"2004-09-28T09:50:22Z","timestamp":1096365022000},"page":"198-203","source":"Crossref","is-referenced-by-count":15,"title":["Design of quaternary logic gate using double pass-transistor logic with neuron MOS down literal circuit"],"prefix":"10.1109","author":[{"family":"Soo Jin Park","sequence":"first","affiliation":[]},{"family":"Byoung Hee Yoon","sequence":"additional","affiliation":[]},{"family":"Kwang Sub Yoon","sequence":"additional","affiliation":[]},{"family":"Heung Soo Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/16.199362"},{"key":"2","doi-asserted-by":"crossref","first-page":"1160","DOI":"10.1109\/TC.1984.1676392","article-title":"Multivalued logic-Its status and its future","volume":"c 33","author":"hurst","year":"1984","journal-title":"IEEE Trnas Comput"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2000.848594"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/16.137325"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1998.646655"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.245595"},{"key":"4","first-page":"180","article-title":"Down literal circuit with neuron MOS transistor and its applications","author":"shen","year":"1999","journal-title":"Proc 29th ISMVL"},{"key":"9","first-page":"51","article-title":"Synthesis of a pass transistor network applied to multi valued logic","author":"ishizuka","year":"1986","journal-title":"Proc 16th ISMVL"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675860"}],"event":{"name":"Proceedings. 34th International Symposium on Multiple-Valued Logic","acronym":"ISMVL-04","location":"Toronto, Ont., Canada"},"container-title":["Proceedings. 34th International Symposium on Multiple-Valued Logic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9226\/29244\/01319941.pdf?arnumber=1319941","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T06:25:55Z","timestamp":1497594355000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1319941\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ismvl.2004.1319941","relation":{},"subject":[]}}