{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T06:44:37Z","timestamp":1742798677776,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ismvl.2004.1319947","type":"proceedings-article","created":{"date-parts":[[2004,9,28]],"date-time":"2004-09-28T13:50:22Z","timestamp":1096379422000},"page":"235-240","source":"Crossref","is-referenced-by-count":5,"title":["Algorithms for Taylor expansion diagrams [IC design\/verification applications]"],"prefix":"10.1109","author":[{"given":"G.","family":"Fey","sequence":"first","affiliation":[]},{"given":"R.","family":"Drechsler","sequence":"additional","affiliation":[]},{"given":"M.","family":"Ciesielski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"191","article-title":"Note on the complexity of binary moment diagram representations","author":"enders","year":"1995","journal-title":"IFIP WG 10 5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design"},{"journal-title":"An Infrastructure for RTL Validation and Verification","year":"2002","author":"kalla","key":"ref11"},{"key":"ref12","first-page":"13","article-title":"highlevel design verification using taylor expansion diagrams: First results","author":"kalla","year":"2002","journal-title":"Int l Workshop High-Level Design Validation and Test"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1992.205890"},{"key":"ref14","first-page":"608","article-title":"Edge-valued binary decision diagrams for multilevel hierarchical verification","author":"lai","year":"1992","journal-title":"Design Automation Conf"},{"key":"ref15","article-title":"On WLCDs and the complexity of word-level decision diagrams — a lower bound for division","volume":"20","author":"scholl","year":"2002","journal-title":"Formal Methods in System Design An International Journal"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1007\/s100090100042","article-title":"Efficient manipulation of decision diagrams","volume":"3","author":"somenzi","year":"2001","journal-title":"Software Tools for Technology Transfer"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1023\/A:1008691605584","article-title":"Factored edge-valued binary decision diagrams","volume":"10","author":"tafertshofer","year":"1997","journal-title":"Formal Methods in System Design An International Journal"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1007\/s100090100037","article-title":"Verification of arithmetic circuits using binary moment diagrams","volume":"3","author":"bryant","year":"2001","journal-title":"Software Tools for Technology Transfer"},{"key":"ref3","first-page":"535","article-title":"Verification of arithmetic functions with binary moment diagrams","author":"bryant","year":"1995","journal-title":"Proc Design Automation ConJ"},{"key":"ref6","first-page":"21","article-title":"Application of multi-terminal binary decision diagrams","author":"clarke","year":"1995","journal-title":"IFIP WG 10 5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998286"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"415","DOI":"10.1145\/196244.196444","article-title":"efficient representation and manipulation of switching functions based on ordered kronecker functional decision diagrams","author":"drechsler","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494118"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref1","first-page":"461","article-title":"On the computational power of bit-level and word-level decision diagrams","author":"becker","year":"1997","journal-title":"ASP Design Automation Conf"},{"key":"ref9","first-page":"2","article-title":"Fast OFDD based minimization of fixed polarity Reed-Muller expressions","author":"drechsler","year":"1994","journal-title":"European Design Automation Conf"}],"event":{"name":"Proceedings. 34th International Symposium on Multiple-Valued Logic","acronym":"ISMVL-04","location":"Toronto, Ont., Canada"},"container-title":["Proceedings. 34th International Symposium on Multiple-Valued Logic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9226\/29244\/01319947.pdf?arnumber=1319947","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,3]],"date-time":"2020-04-03T06:27:32Z","timestamp":1585895252000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1319947\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ismvl.2004.1319947","relation":{},"subject":[]}}