{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,5]],"date-time":"2026-04-05T00:37:06Z","timestamp":1775349426381,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ismvl.2004.1319952","type":"proceedings-article","created":{"date-parts":[[2004,9,28]],"date-time":"2004-09-28T09:50:22Z","timestamp":1096365022000},"page":"262-268","source":"Crossref","is-referenced-by-count":15,"title":["A single-electron-transistor logic gate family and its application - Part I: basic components for binary, multiple-valued and mixed-mode logic"],"prefix":"10.1109","author":[{"given":"K.","family":"Degawa","sequence":"first","affiliation":[]},{"given":"T.","family":"Aoki","sequence":"additional","affiliation":[]},{"given":"T.","family":"Higuchi","sequence":"additional","affiliation":[]},{"given":"H.","family":"Inokawa","sequence":"additional","affiliation":[]},{"given":"A.","family":"Takahashi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.808421"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/14\/39\/201"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/5.752518"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2004.1319953"},{"key":"6","first-page":"3009","article-title":"Counter tree diagrams: A unified framework for analyzing fast addition algorithms","author":"sakiyama","year":"2003","journal-title":"IEICE Trans Fundamentals"},{"key":"5","first-page":"1662","article-title":"Multiple-valued logic-in-memory VLSI architecture based on floating-gate-MOS pass-transistor logic","author":"hanyu","year":"1999","journal-title":"IEICE Trans Electronics"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2003.1201415"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/12.250607"}],"event":{"name":"Proceedings. 34th International Symposium on Multiple-Valued Logic","location":"Toronto, Ont., Canada","acronym":"ISMVL-04"},"container-title":["Proceedings. 34th International Symposium on Multiple-Valued Logic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9226\/29244\/01319952.pdf?arnumber=1319952","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T22:49:36Z","timestamp":1489531776000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1319952\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ismvl.2004.1319952","relation":{},"subject":[]}}