{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:57:04Z","timestamp":1730275024342,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ismvl.2004.1319953","type":"proceedings-article","created":{"date-parts":[[2004,9,28]],"date-time":"2004-09-28T09:50:22Z","timestamp":1096365022000},"page":"269-274","source":"Crossref","is-referenced-by-count":6,"title":["A single-electron-transistor logic gate family and its application - Part II: design and simulation of a 7-3 parallel counter with linear summation and multiple-valued latch functions"],"prefix":"10.1109","author":[{"given":"H.","family":"Inokawa","sequence":"first","affiliation":[]},{"given":"Y.","family":"Takahashi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.808421"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1038\/nature00791"},{"journal-title":"The International Technology Roadmap for Semiconductors 2003 Ed","year":"0","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/5.752518"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.40.6157"},{"key":"6","first-page":"3009","article-title":"Counter tree diagrams: A unified framework for analyzing fast addition algorithms","volume":"e86 a","author":"sakiyama","year":"2003","journal-title":"IEICE Trans on Fundamentals"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2004.1319952"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2003.1201415"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.808554"},{"journal-title":"SILVACO International","year":"0","key":"8"}],"event":{"name":"Proceedings. 34th International Symposium on Multiple-Valued Logic","acronym":"ISMVL-04","location":"Toronto, Ont., Canada"},"container-title":["Proceedings. 34th International Symposium on Multiple-Valued Logic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9226\/29244\/01319953.pdf?arnumber=1319953","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T22:49:37Z","timestamp":1489531777000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1319953\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ismvl.2004.1319953","relation":{},"subject":[]}}