{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T20:38:03Z","timestamp":1775335083622,"version":"3.50.1"},"reference-count":35,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ismvl.2004.1319960","type":"proceedings-article","created":{"date-parts":[[2004,9,28]],"date-time":"2004-09-28T09:50:22Z","timestamp":1096365022000},"page":"309-314","source":"Crossref","is-referenced-by-count":7,"title":["A polynomial time algorithm for non-disjoint decomposition of multiple-valued functions"],"prefix":"10.1109","author":[{"given":"E.","family":"Dubrova","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/357062.357071"},{"key":"35","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1007\/3-540-44585-4_12","article-title":"CLEVER: Divide and conquer combinational logic equivalence verification with false negative elimination","author":"moondanos","year":"2001","journal-title":"Computer Aided Verification (CAV)"},{"key":"17","article-title":"Roth-Karp decomposition of large Boolean functions with application to logic design","author":"martinelli","year":"2002","journal-title":"Proceedings of NORCHIP'02"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1999.745148"},{"key":"33","first-page":"220","article-title":"PREDICT-probabilistic estimation of digital circuit testability","author":"seth","year":"1985","journal-title":"Proc Int Symp Fault-Tolerant Comput"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1137\/0111022"},{"key":"34","doi-asserted-by":"crossref","first-page":"184","DOI":"10.1145\/263272.263323","article-title":"Switching activity estimation using limited depth reconvergent path analysis","author":"costa","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/43.863648"},{"key":"13","doi-asserted-by":"crossref","DOI":"10.1109\/ISMVL.1999.779695","article-title":"Bidecomposition of multiple-valued relations for circuit design and data mining applications","author":"steinbach","year":"1999","journal-title":"Proc 29th IEEE Int Symp Multiple-Valued Logic"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1147\/rd.62.0227"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1997.601367"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1997.601368"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(96)00085-3"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/362835.362838"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/143165.143216"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329048"},{"key":"24","volume":"2","author":"aho","year":"1972","journal-title":"The Theory of Parsing Translating and Compiling"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/361532.361566"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1137\/0203006"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/22145.22166"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539797317263"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/295656.295663"},{"key":"3","first-page":"233","author":"sasao","year":"1993","journal-title":"FPGA Design by Generalized Functional Decomposition"},{"key":"2","article-title":"Mvsis","author":"gao","year":"2001","journal-title":"Int Workshop Logic Synthesis"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1995.513540"},{"key":"1","author":"miller","year":"1976","journal-title":"Decomposition in Many-valued Logic Design"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378470"},{"key":"7","doi-asserted-by":"crossref","first-page":"359","DOI":"10.1093\/comjnl\/13.4.359","article-title":"Decomposition of multiple-valued switching functions","volume":"13","author":"waliuzzaman","year":"1997","journal-title":"Computer Journal"},{"key":"6","author":"curtis","year":"1962","journal-title":"A New Approach to the Design of Switching Circuits"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/43.205010"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2003.1201426"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224279"},{"key":"4","author":"muzio","year":"1986","journal-title":"Multiple-Valued Switching Theory"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1999.779697"},{"key":"8","first-page":"164","article-title":"Decomposition and the synthesis of many-valued switching circuits","author":"miller","year":"1976","journal-title":"Proceedings of International Symposium on Multiple-Valued Logic"}],"event":{"name":"Proceedings. 34th International Symposium on Multiple-Valued Logic","location":"Toronto, Ont., Canada","acronym":"ISMVL-04"},"container-title":["Proceedings. 34th International Symposium on Multiple-Valued Logic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9226\/29244\/01319960.pdf?arnumber=1319960","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,3]],"date-time":"2020-04-03T02:27:34Z","timestamp":1585880854000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1319960\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/ismvl.2004.1319960","relation":{},"subject":[]}}