{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:01:34Z","timestamp":1730275294639,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/ismvl51352.2021.00032","type":"proceedings-article","created":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T22:28:28Z","timestamp":1624919308000},"page":"142-147","source":"Crossref","is-referenced-by-count":2,"title":["A High-Throughput Detection Circuit based on 2<sup>q<\/sup>+1-Valued Deep Neural Networks"],"prefix":"10.1109","author":[{"given":"Naoto","family":"Soga","sequence":"first","affiliation":[]},{"given":"Ryosuke","family":"Kuramochi","sequence":"additional","affiliation":[]},{"given":"Hiroki","family":"Nakahara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"LogicNets Co-Designed Neural Networks and Circuits for Extreme-Throughput Applications","year":"2020","author":"umuroglu","key":"ref4"},{"key":"ref3","first-page":"1","article-title":"LUTNet: Learning FPGA Configurations for Highly Efficient Neural Network Inference","volume":"2","author":"wang","year":"2020","journal-title":"IEEE Trans on Compt"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2005.82"},{"key":"ref5","first-page":"1","author":"choi","year":"2018","journal-title":"PACT Parameterized Clipping Activation for Quantized Neural Networks"},{"key":"ref7","article-title":"A Table Look-Up Based Ternary Neural Network Processor","author":"suzuki","year":"0","journal-title":"International Symposium on Multiple-Valued Logic"},{"journal-title":"NEXT TPU","year":"0","key":"ref2"},{"key":"ref1","first-page":"911","article-title":"Greedy layerwise learning can scale to imagenet","author":"belilovsky","year":"0","journal-title":"36th International Conference on Machine Learning ICML 2019"}],"event":{"name":"2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL)","start":{"date-parts":[[2021,5,25]]},"location":"Nur-sultan, Kazakhstan","end":{"date-parts":[[2021,5,27]]}},"container-title":["2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9459630\/9459631\/09459668.pdf?arnumber=9459668","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,9]],"date-time":"2022-07-09T02:20:48Z","timestamp":1657333248000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9459668\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/ismvl51352.2021.00032","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}