{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T21:54:13Z","timestamp":1725659653124},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,31]],"date-time":"2021-10-31T00:00:00Z","timestamp":1635638400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,31]],"date-time":"2021-10-31T00:00:00Z","timestamp":1635638400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,31]],"date-time":"2021-10-31T00:00:00Z","timestamp":1635638400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,31]]},"DOI":"10.1109\/isncc52172.2021.9615627","type":"proceedings-article","created":{"date-parts":[[2021,11,25]],"date-time":"2021-11-25T20:32:15Z","timestamp":1637872335000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["High speed low power SEU tolerant Pseudo dual port memory in 7nm"],"prefix":"10.1109","author":[{"given":"Suresh Babu","family":"Kotha","sequence":"first","affiliation":[]},{"given":"Kumar","family":"Rahul","sequence":"additional","affiliation":[]},{"given":"Mohammad","family":"Anees","sequence":"additional","affiliation":[]},{"given":"Santosh","family":"Yachareni","sequence":"additional","affiliation":[]},{"given":"Subodh","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2017.8046167"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2015312"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784522"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2727479"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"ref15","first-page":"385","article-title":"CMOS circuit design for the prevention of single event upset","author":"kang","year":"1986","journal-title":"Proc of IEEE Int Conf on Computer Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2019.0268"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/iEECON48109.2020.229511"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8350944"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908564"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2178265"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.51"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE46568.2020.9042979"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2017.8225996"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2047907"}],"event":{"name":"2021 International Symposium on Networks, Computers and Communications (ISNCC)","start":{"date-parts":[[2021,10,31]]},"location":"Dubai, United Arab Emirates","end":{"date-parts":[[2021,11,2]]}},"container-title":["2021 International Symposium on Networks, Computers and Communications (ISNCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9615623\/9615626\/09615627.pdf?arnumber=9615627","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:52:46Z","timestamp":1652201566000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9615627\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,31]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isncc52172.2021.9615627","relation":{},"subject":[],"published":{"date-parts":[[2021,10,31]]}}}