{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T20:14:44Z","timestamp":1770754484365,"version":"3.50.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,31]],"date-time":"2021-10-31T00:00:00Z","timestamp":1635638400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,31]],"date-time":"2021-10-31T00:00:00Z","timestamp":1635638400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,31]],"date-time":"2021-10-31T00:00:00Z","timestamp":1635638400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,31]]},"DOI":"10.1109\/isncc52172.2021.9615712","type":"proceedings-article","created":{"date-parts":[[2021,11,25]],"date-time":"2021-11-25T20:32:15Z","timestamp":1637872335000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Optimizing Sub bytes and Mix Column to improve performance of AES in Virtex 7 FPGA"],"prefix":"10.1109","author":[{"given":"Mahendrakumar","family":"Gunasekaran","sequence":"first","affiliation":[]},{"given":"Kumar","family":"Rahul","sequence":"additional","affiliation":[]},{"given":"Santosh","family":"Yachareni","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCTAC.2018.8370396"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEOT.2016.7754990"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSP.2013.6526931"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FSKD.2012.6233811"},{"key":"ref14","article-title":"FPGA implementation of AES encryption and decryption","author":"deshpande","year":"0","journal-title":"2009 International Conference on Control Automation Communication and Energy Conservation"},{"key":"ref15","year":"2001","journal-title":"Announcing the Advanced Encryption Standard (AES)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CSA.2013.23"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4542162"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISIEA.2010.5679375"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICIINFS.2010.5578713"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICIINFS.2010.5578713"},{"key":"ref3","article-title":"FPGA Implementation of combined S box and Inv S box of AES","author":"rajeswara rao","year":"0","journal-title":"2017 4th International Conference on Signal Processing and Integrated Networks (SPIN)"},{"key":"ref6","article-title":"128 bit AES Decryption","author":"bhargav","year":"0","journal-title":"CSEE 4840 – Embedded system Design spring 2008"},{"key":"ref5","volume":"12","author":"zhang","year":"2004","journal-title":"High-speed VLSI architectures for the AES algorithm"},{"key":"ref8","article-title":"A high-throughput low-cost AES cipher chip","author":"lin","year":"0","journal-title":"Proceedings IEEE Asia-Pacific Conference on ASIC"},{"key":"ref7","author":"borkar","year":"0","journal-title":"FPGA Implementation of AES Algorithm IEEE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICSCN.2007.350770"},{"key":"ref1","article-title":"Pipelined implementation of AES encryption based on FPGA","author":"zhang","year":"0","journal-title":"2010 IEEE International Conference on Information Theory and Information Security"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ECTICon.2017.8096255"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCSyst.2018.8605077"}],"event":{"name":"2021 International Symposium on Networks, Computers and Communications (ISNCC)","location":"Dubai, United Arab Emirates","start":{"date-parts":[[2021,10,31]]},"end":{"date-parts":[[2021,11,2]]}},"container-title":["2021 International Symposium on Networks, Computers and Communications (ISNCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9615623\/9615626\/09615712.pdf?arnumber=9615712","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:52:45Z","timestamp":1652201565000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9615712\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,31]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isncc52172.2021.9615712","relation":{},"subject":[],"published":{"date-parts":[[2021,10,31]]}}}