{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,28]],"date-time":"2024-11-28T05:22:42Z","timestamp":1732771362826,"version":"3.29.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T00:00:00Z","timestamp":1729555200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T00:00:00Z","timestamp":1729555200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,22]]},"DOI":"10.1109\/isncc62547.2024.10759063","type":"proceedings-article","created":{"date-parts":[[2024,11,26]],"date-time":"2024-11-26T18:45:16Z","timestamp":1732646716000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Hardware Accelerated Matrix Multiplication for Embedded Systems"],"prefix":"10.1109","author":[{"given":"Patrick","family":"Arndt","sequence":"first","affiliation":[{"name":"University of Applied Sciences,Fachhochschule Südwestfalen,Hagen,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karol","family":"Niewiadomski","sequence":"additional","affiliation":[{"name":"University of Applied Sciences,Fachhochschule Südwestfalen,Hagen,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dietmar","family":"Tutsch","sequence":"additional","affiliation":[{"name":"University of Wuppertal,Chair of Automation \/ Computer Science,Wuppertal,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"71","article-title":"Towards a dynamically reconfigurable automotive control system architecture","volume-title":"Embedded System Design: Topics, Techniques and Trends","author":"A.","year":"2017"},{"volume-title":"TensorFloat-32 in the A100 GPU Accelerates AI Training, HPC up to 20x","year":"2020","key":"ref2"},{"volume-title":"NVIDIA Ampere-Architektur","year":"2023","key":"ref3"},{"volume-title":"NVIDIA H100 Tensor Core GPU Architecture","year":"2023","key":"ref4"},{"volume-title":"https:\/\/www.youtube.com\/watch?v=xjjN9q2ym6s","year":"2020","author":"Engineering","key":"ref5"},{"volume-title":"Nvidia\u2019s H100: Funny L2, and Tons of Bandwidth","year":"2023","key":"ref6"},{"volume-title":"The Design Warrior\u2019s Guide to FPGAs: Devices, Tools and Flows","year":"2004","author":"Maxfield","key":"ref7"},{"volume-title":"NIOS\u00ae II Processor Reference Guide","year":"2023","key":"ref8"},{"volume-title":"Avalon \u00ae Interface Specifications","year":"2019","key":"ref9"},{"volume-title":"Nios II Custom Instruction User Guide","year":"2020","key":"ref10"},{"volume-title":"Multiplizierer (Digitaltechnik)","year":"2023","key":"ref11"}],"event":{"name":"2024 International Symposium on Networks, Computers and Communications (ISNCC)","start":{"date-parts":[[2024,10,22]]},"location":"Washington DC, DC, USA","end":{"date-parts":[[2024,10,25]]}},"container-title":["2024 International Symposium on Networks, Computers and Communications (ISNCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10758900\/10758934\/10759063.pdf?arnumber=10759063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T08:49:46Z","timestamp":1732697386000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10759063\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,22]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isncc62547.2024.10759063","relation":{},"subject":[],"published":{"date-parts":[[2024,10,22]]}}}